# 2025 38th International **Conference on VLSI Design and** 2024 23rd International **Conference on Embedded Systems** (VLSID 2025)

**Bangalore**, India 4-8 January 2025



IEEE Catalog Number: CFP25041-POD **ISBN:** 

979-8-3315-2245-2

# Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

*Copyright and Reprint Permissions*: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

### \*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

CFP25041-POD
979-8-3315-2245-2
979-8-3315-2244-5
1063-9667

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



# 2025 38th International Conference on VLSI Design and 2025 24th International Conference on Embedded Systems (VLSID) VLSID 2025

## **Table of Contents**

Foreword	xvii
VLSI Design Conference History	xviii
Message from the Steering Committee Chair	xx
Message from the General Chairs	xxi
Message from the Technical Program Chairs	xxiv
Message from the IEEE Liaisons and Publication Chairs	xxv
Committees	xxvi
Technical Programme Committee	xxviii
Reviewers	xxix

### 2025 38th International Conference on VLSI Design and 2025 24th International Conference on Embedded Systems (VLSID)

MERGERS: Multi-Access Edge Resource GovErnance for Real-Time SaaS Systems Aakashjit Bhattacharya (Advanced Technology Development Centre, IIT Kharagpur, India), Arnab Sarkar (Advanced Technology Development Centre, IIT Kharagpur, India), and Ansuman Banerjee (Advanced Computing and Microelectronics Unit, ISI Kolkata, India)	.1
PrOFraC: Property Ordering and Frame Clause Reuse for Multi-Property Verification Sourav Das (Indian Institute of Technology Kharagpur, India), Aritra Hazra (Indian Institute of Technology Kharagpur, India), Pallab Dasgupta (Synopsys Inc., USA), Himanshu Jain (Synopsys Inc., USA), and Sudipta Kundu (Synopsys Inc. USA)	7
Bidirectional Spiking Neuron Based Dual-Mode Signal Acquisition Front-End System	13
Lichen: Leveraging Coupled Heterogeneity Prakhar Diwan (Indian Institute of Technology Bombay, India), Nirmal Kumar Boran (National Institute of Technology Calicut, India), and Virendra Singh (Indian Institute of Technology Bombay, India)	19

<ul> <li>Physical Synthesis Optimization Prediction Using Machine Learning</li></ul>
<ul> <li>Enhancing Reliability and Energy Efficiency in Network-on-Chip Architectures Through</li> <li>Hybrid Sorting Algorithm-Based Core Mapping</li></ul>
True-PolyTronik: Securing Circuits Against Laser Logic State Imaging Attack Using RFET
<ul> <li>FARAD: Automated Formal Verification of Approximate Restoring Array Dividers</li></ul>
CRIS-b: A High-Speed Unified Modulo Reduction Algorithm and Hardware Architecture for CRYSTALS-Kyber
hbcLock: Encrypted RF Communication Utilizing Body-Coupled Keys for the Internet of Bodies. 55 Soumick Majumdar (International Institute of Information Technology, India), Anshul Madurwar (International Institute of Information Technology, India), Anmol Shetty (International Institute of Information Technology, India), and Kurian Polachan (International Institute of Information Technology, India)
FRoZN: Fault-Tolerant Routing Technique Using Reinforcement Learning for ZMesh NoC 61 Jitesh Choudhary (CDAC India and Bits Pilani Hyderabad Campus, India), Imran Hussain Barbhuiya (CDAC INDIA, India), Dharrun Singh. M (CDAC INDIA, India), and Soumya J (BITS Pilani Hyderabad Campus, India)
Optimal Respiratory Rate Estimation with mmWave Sensing Using PYNQ System-on-Chip Platform

<ul> <li>HapticGuide: Interactive Wearable Braille Guide for Enhancing Visual Education</li></ul>
Interconnect Optimization for Timing and Power [IOTAP]
A Study on Efficiency Improvements of DNN Accelerators via Denormalized Arithmetic Elimination
Optimizing Bandwidth Utilization Through Word Based Compression in Main Memories
Accelerating U-Net: A Patchwise Memory Optimization Approach for Image Segmentation 97 Chaitanya Modiboyina (Indian Institute of Technology Kharagpur, India), Syam Babu Gundumilli (Google India private Limited, India), Soumya Kanti Ghosh (Indian Institute of Technology kharagpur, India), and Indrajit Chakrabarti (Indian Institute of Technology kharagpur, India)
Pin Efficient Tri-Level Based Inductive Coupling Transceiver for 3D ICs
ABMF: Adaptive Bonsai Merkle Forests for Efficient Integrity Verification in Secure Persistent Memories
A 0.27-THz Frequency Multiplier Chain Using Harmonic Mixing with Multiplication of × 18 in 65-nm CMOS
NSGA-RM: NSGA-II Evolved Performance Optimized Non-Homogeneous Recursive Polynomial Multiplier Architectures

Optimizing Multipliers: An Energy-Efficient Design Using a Novel 3:2 Compressor
<ul> <li>TOGGLE6.0: A 4.8Gbps Next Generation Area and Power Efficient Transceiver for Flash Memory</li> <li>Interface</li></ul>
SHAKTI: Securing Hardware IPs by Cascade Gated Multiplexer-Based Logic Obfuscation 139 Jugal Gandhi (CSIR-Central Electronics Engineering Research Institute (CEERI), India; Academy of Scientific and Innovative Research (AcSIR), India; Academy of Scientific and Innovative Research (AcSIR), India), Nikhil Handa (Birla Institute of Technology and Science (BITS) Pilani, India), Abhay Nayak (Birla Institute of Technology and Science (BITS) Pilani, India), Diksha Shekhawat (CSIR-Central Electronics Engineering Research Institute (CEERI), India; Academy of Scientific and Innovative Research (AcSIR), India), M. Santosh (CSIR-Central Electronics Engineering Research Institute (CEERI), India; Academy of Scientific and Innovative Research (AcSIR), India), Jaya Dofe (California State University Fullerton, USA), and Jai Gopal Pandey (CSIR-Central Electronics Engineering Research Institute (CEERI), India; Academy of Scientific and Innovative Research (AcSIR), India)
<ul> <li>An SRAM-Based Multi-Operand Architecture Implementing Multi-Bit Boolean Functions Using</li> <li>In-Memory Periphery Computing</li></ul>
Design of Manchester Carry Chain Hybrid Adder for MASH 1-1-1 Delta Sigma Modulator for Fractional-N Frequency Synthesizers
Boosting System-on-Chip Performance Through Al-Assisted Optimization Using Compositional Neural Networks

BMC Engine Sequencing with Graph Neural Network Embeddings of Hardware Circuits 163 Soumik Guha Roy (Indian Statistical Institute, India), Adriz Chanda (University of Calcutta, India), Prateek Ganguli (University of Calcutta, India), Sumana Ghosh (Indian Statistical Institute, India), Ansuman Banerjee (Indian Statistical Institute, India), Raj Kumar Gajavelly (IBM Systems, India), and Sudhakar Surendran (Texas Instruments, India)
A Constructive High-Speed Crypto-Mining Approach with Dual SHA-256 on an FPGA
A Wide Dynamic Range Differential Drive CMOS Rectifier for μWatts RF Energy Harvesting Systems
A 0.75mm <sup>2</sup> 407µW Real-Time Speech Audio Denoiser with Quantized Cascaded Redundant Convolutional Encoder-Decoder for Wearable IoT Devices
<ul> <li>N-Well Patterning of p-Type CMOS Substrate for Improving Quality Factor of On-Chip</li> <li>Inductors at Millimeter-Wave Frequencies</li> <li>Subbareddy Chavva (Indian Institute of Space Science and Technology,</li> <li>India) and Immanuel Raja (Indian Institute of Space Science and</li> <li>Technology, India)</li> </ul>
Serialized Control Interface ASIC for Distributed Controllers of Space-Borne RADAR
DuRTL - Information Flow Analysis Tool for Register Transfer Level Hardware Designs
An Innovative Solution to Improve Ultra Low Voltage Writability and Leakage in GPU SRAMs 203 Deepesh Gujjar (MediaTek Bangalore Private Limited, India), Sanatkumar Upadhye (Mediatek Bangalore Pvt. Ltd., India), Sandipan Sinha (Mediatek Bangalore Pvt. Ltd., India), Taha Khursheed (Mediatek Bangalore Pvt. Ltd., India), Jigar Patel (Mediatek Bangalore Pvt. Ltd., India), Jaswinder Sidhu (Mediatek Bangalore Pvt. Ltd., India), Manish Trivedi (Mediatek Bangalore Pvt. Ltd., India), and Sagar Abachi (Mediatek Bangalore Pvt. Ltd., India)

<ul> <li>Hardware Implementation of Blind Decoding of Downlink Control Information for 5G</li></ul>
Startup Circuit For Relaxation Oscillators With Low Functional Current And Minimal Area 214 Anubhav Srivastava (NXP Semiconductors Pvt Ltd, India), Sadique Mohammad Iqbal (NXP Semiconductors Pvt Ltd, India), Divya Tripathi (NXP Semiconductors Pvt Ltd, India), and Saurabh Goyal (NXP Semiconductors Pvt Ltd, India)
Effective Memory Management and Sparse Aware Cache for Row-Wise Sparse CNNs
<ul> <li>FPUGen: A FrameWork to Generate Custom Floating Point FMA Accelerators on FPGAs</li></ul>
Advancing Rehabilitation Through Low Weight Hand Assistive System: Design and Impact Analysis
Advancing Neural Network Performance with Probabilistic Computing for ReLU Function 237 Amit Singh (IIT Mandi, India), Amit Kumar Jangid (IIT Mandi, India), and Srinivasu Bodapati (IIT Mandi, India)
E-DOSA: Efficient Dataflow for Optimising SNN Acceleration
Layer-Specific Hardware Pooling Designs for CNN Accelerators
TCAD Based Study of String Current Variability in 3D NAND Flash Memory

Early Bug Detector – A Verification Methodology for DFD-SoC RTL Parameters
PAF-Enc: Position Affine Encoding to Reduce bit-Flips in Non-Volatile Main Memories
A Tug-of-War Between Static and Dynamic Memory in Intel SGX
Multi-Object Detection Through Meta-Training in Resource-Constrained UAV-Based Surveillance Applications
Tunnel Magnetoresistance in Strained L10-FeAu Perpendicular Magnetic Tunnel Junction 284 Rouf Rahman Sheikh (Indraprastha Institute of information Technology Delhi, India) and Ram Krishna Ghosh (Indraprastha Institute of Information Technology Delhi, India)
<ul> <li>Al-Driven Anomaly Detection in Oscilloscope Images for Post-Silicon Validation</li></ul>
QuaLITi: Quantum Machine Learning Hardware Selection for Inferencing with Top-Tier Performance
<ul> <li>8GHz Multi-Phase Ring VCO Design with Wide Tuning Range for SerDes Applications in 6nm</li> <li>FinFET Process</li></ul>
PPA-Aware Power Grid Optimization Techniques for Congested High Frequency Datapath
Designs
DNA-CIM: DNA Sequence Analysis Using RRAM-Based Compute In-Memory Accelerator

K Band High Power Broadband AlGaN/GaN HEMT Balanced Power Amplifier for Satellite Transponder
Meta-Heuristic Optimization of Custom Heterogeneous Blocks Defined eFPGA Design
Accelerated Design Verification Coverage Closure Using Machine Learning
Low Form-Factor Switchless Dual-Band Matching Network for RF Power Harvesting Systems 338 Arun Mohan (Indian Institute of Technology, India), Saroj Mondal (Indian Institute of Technology, India), Yash N Rayudu (Birla Institute of Technology and Science Pilani, India), and Roy P. Paily (Indian Institute of Technology, India)
Physical Insights into the Leakage Mechanisms Governing the Scaling Trends in 4H-SiC Based Junctionless FETs
Constructing Rectilinear Steiner Minimum Tree with Conditional Generative Adversarial Network
CMOSP18 FD-SOI Technology Based MCU Achieving High Performance of 1.2GHz Using High Speed, Optimized Leakage & High Density Tightly Coupled Memory (TCM)
Low-Power and Superior Performance Design of Ternary Logic Cells Using CNFET and MOSFET Devices for VLSI Applications
TIPAngle: Traffic Tracking at City Scale by Pose Estimation of Pan and Tilt Intersection Cameras

Symmetry-Based Synthesis For Interpretable Boolean Evaluation	ļ
A Low-Power, Low-Noise, High-Performance Re-Convergent Clock Mesh Design for Large Al	
Compute Clusters	)
Analysis and Design Considerations for MASH of Noise Shaped SAR ADCs	;
A Study on the Impact of Temperature-Dependent Ferroelectric Switching Behavior in 3D Memory Architecture	<u>!</u>
Atrial Flutter Detection System by AdEx Encoded Lead-II ECG	;
Codesign for Broadcast Addressing Biochip Towards Tamper-Resistance and Enhanced Reliability	Ļ
Advancing Functional Safety: Improving Failure Mode Analysis and Fault Injection Using         Automation and GNN Algorithms       410         Amurt Prakash (Texas Instruments, India), Abhijeet Singh (Texas       410         Instruments, India), Pooja Madhusoodhanan (Texas Instruments, India),       Padma Arvind (Texas Instruments, India),         Padma Arvind (Texas Instruments, India), Prasanth Viswanathan Pillai       (Texas Instruments, India), Sanjay Das (University of Texas at Dallas,         USA), and Kanad Basu (University of Texas at Dallas, USA)       USA)	)
Quantum Analysis of LESCA	
2D Thermal Contour Modeling of 14 nm SOI FinFET Using Machine Learning for Efficient Thermal Profile Prediction	

An Efficient RISC-V Vector Coprocessor for Heart Rate Variability Detection on Edge
Fast Bit-Sliced VLSI Architectures on FPGA for Montgomery Domain Modular Inversion
An Ensemble MLP-RF Model for the Prediction of DG-MOSFETs: Addressing Fabrication Process Variations
LO-SC: Local-Only Split Computing for Accurate Deep Learning on Edge Devices
OwlsEye: Real-Time Low-Light Video Instance Segmentation on Edge and Exploration of Fixed-Posit Quantization
Novel Hardware Architectures for PRESENT Block Cipher and its FPGA Realizations
HyCMAx: Power-Efficient Hybrid CMOS-Memristor Based Approximate Dividers forError-Resilient ApplicationsMonika Pokharia (Indian Institute of Technology, Gandhinagar), HetTrivedi (Indian Institute of Technology, Gandhinagar), Siddharth Doshi(Indian Institute of Technology, Gandhinagar), Ravi Hegde (IndianInstitute of Technology, Gandhinagar), and Joycee Mekie (IndianInstitute of Technology, Gandhinagar)
TRANSPOSE: Circuit Transformations for Power Side-Channel Security at Register TransferLevel469Nilotpola Sarma (Indian Institute of Technology, Guwahati), Anuj Singh Thakur (Indian Institute of Technology, Guwahati), and Chandan Karfa (Indian Institute of Technology, Guwahati)
Optimization of Sub-Threshold Standard Cells for Energy Efficient Designs
RISC-V Based Secure Processor Architecture for Return Address Protection

<ul> <li>A 0.5pJ/bit 7.2Gbps HBM3 PHY on Intel4 with EMIB Packaging and Unmatched Receiver</li> <li>Architecture on PHY Side with Per Bit Deskew Correction</li></ul>	,
Leveraging Dual Output LUTs with Pipelining for Efficient BCD to Binary Converter on FPGA 493 Santosh Kumar (Indian Institute of Technology, India) and Ayan Palchaudhuri (Indian Institute of Technology, India)	;
<ul> <li>A First-Principles-Based Comparative Study Between Pristine and Au-Modified Graphene</li> <li>Nanosheet Towards Acetaldehyde Sensing Performance</li></ul>	)
Robust Verification Methodology for Scan Chain in Memories	;;
<ul> <li>Reliable High-Performance Programmable Voltage Regulator with 0.55A Sink Current for</li> <li>Cryo-Cooler Electronics in 0.18µm HV-CMOS Technology</li></ul>	)
TimeFloats: Train-in-Memory with Time-Domain Floating-Point Scalar Products	;
Efficient Mitigation of DRAM Row Buffer Conflict Using Request Clustering in Manycore Systems	<u>)</u>
A Fully Autonomous 1.2A Auxiliary Buck DC-DC Converter for Fast Transient Load-on-Demand 528	•
Guddanti (Indian Institute of Technology, Madras), Sivasai Guddanti (Indian Institute of Technology, Madras), and Qadeer A. Khan (Indian Institute of Technology, Madras)	
MAGIC-Based High-Speed Adders for In-Memory Computing Using Memristors	ł

<ul> <li>Unguided Machine Learning-Based Computation Offloading for Near-Memory Processing 540</li> <li>Satanu Maity (Indian Institute of Information Technology, India),</li> <li>Manojit Ghose (Indian Institute of Information Technology, India),</li> <li>Avinash Kumar (Indian Institute of Information Technology, India),</li> <li>Anol Chakraborty (Jorhat Engineering College, India),</li> <li>Chakraborty (Jorhat Engineering College, India)</li> </ul>
LAMA: A Latency Minimum Resource Constraint Accelerator for CNN Models
Precision Clock Generation with Reference Clock Loss Tolerant Dynamic Tuning to Enable Crystal Less SSD
Investigating Impact of Bit-Flip Errors in Control Electronics on Quantum Computation 558 Subrata Das (Pennsylvania State University, USA), Avimita Chatterjee (Pennsylvania State University, USA), and Swaroop Ghosh (Pennsylvania State University, USA)
Enhancing Digital Microfluidic Biochip Operations with Scheduling Interval Method
An Experimental Demonstration of Neuronal Somatic Behavior Using 2D SnS Memristive Switching Characteristics and its Equivalent Circuit for Spiking Neural Network
A 14-nm Energy-Efficient and Reconfigurable Analog Current-Domain In-Memory Compute SRAM Accelerator

Author Index		
--------------	--	--