2024 IEEE 42nd International **Conference on Computer Design** (ICCD 2024)

Milan, Italy 18-20 November 2024



IEEE Catalog Number: CFP24ICD-POD ISBN:

979-8-3503-8041-5

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24ICD-POD

 ISBN (Print-On-Demand):
 979-8-3503-8041-5

 ISBN (Online):
 979-8-3503-8040-8

ISSN: 1063-6404

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2024 IEEE 42nd International Conference on Computer Design (ICCD) ICCD 2024

Table of Contents

Message from the General Chair	xxi
Message from the Program Chairs	xxii
Organizing Committee	xxiv
Program Committee	
Reviewers	xxxi
Sponsors	xxxvi
Session 1A: Logic and Circuit Design	
ChaoSen: Security Enhancement of Image Sensor Through in-Sensor Chaotic Nedasadat Taheri (University of Nebraska-Lincoln, USA), Sepehr Tabrizchi (University of Illinois Chicago, USA), Shaahin Angizi (New Jersey Institute of Technology, USA), and Arman Roohi (University of Illinois Chicago, USA; University of Nebraska-Lincoln, USA)	Computing 1
Memristive Logic-in-Memory Implementation with Area Efficiency and Para Ikkyum Kim (Ulsan National Institute of Science and Technology (UNIST), Korea) and Heechun Park (Ulsan National Institute of Science and Technology (UNIST), Korea)	ıllelism9
S3M: Static Semi-Segmented Multipliers for Energy-Efficient DNN Inference Mingtao Zhang (Kyoto University, Japan), Quan Cheng (Kyoto University, Japan), Hiromitsu Awano (Kyoto University, Japan), Longyang Lin (Southern University of Science and Technology, China), and Masanori Hashimoto (Kyoto University, Japan)	Accelerators16
Optimizing Quantum Circuit Synthesis with Dominator Analysis	24

Session 1B: In-Memory Systems and Memory Architectures

MemSort: In-Memory Sorting Architecture Rui Liu (Xiangtan University, China; Institute of Computing Technology, Chinese Academy of Science, China), Xiaoyu Zhang (Institute of Computing Technology, Chinese Academy of Science, China; University of Chinese Academy of Sciences), Xinyu Wang (Institute of Computing Technology, Chinese Academy of Science, China; University of Chinese Academy of Sciences), Feng Min (Institute of Computing Technology, Chinese Academy of Science, China; University of Chinese Academy of Sciences), Zhejian Luo (Xiangtan University, China; Institute of Computing Technology, Chinese Academy of Science, China), Xiaoming Chen (Institute of Computing Technology, Chinese Academy of Science, China; University of Chinese Academy of Sciences), Yinhe Han (Institute of Computing Technology, Chinese Academy of Science, China; University of Chinese Academy of Sciences), and Minghua Tang (Xiangtan University, China)
MuSA: Multi-Sketch Accelerator with Hybrid Parallelism and Coalesced Memory Organization 36 Sunan Zou (Peking University, China), Bizhao Shi (Peking University, China), Ziyun Zhang (Peking University, China), and Guojie Luo (Peking University, China)
CoPIM: A Collaborative Scheduling Framework for Commodity Processing-in-Memory Systems 44 Shunchen Shi (Institute of Computing Technology, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Xueqi Li (Institute of Computing Technology, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Zhaowu Pan (University of Chinese Academy of Sciences, China), Peiheng Zhang (Institute of Computing Technology, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), and Ninghui Sun (Institute of Computing Technology, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China)
ChameSC: Virtualizing Superscalar Core of a SIMD Architecture for Vector Memory Access
Session 2A: Energy Efficient HW Architectures
Multi: Reduce Energy Overhead of Criticality-Aware Dynamic Instruction Scheduling for Energy Efficiency

T-BUS: Taming Bipartite Unstructured Sparsity for Energy-Efficient DNN Acceleration Ning Yang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Fangxin Liu (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Zongwu Wang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Zhiyan Song (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Tao Yang (Huawei Technologies Co. Ltd, China), and Li Jiang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute)	68
PS4: A Low Power SNN Accelerator with Spike Speculative Scheme Zongwu Wang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Fangxin Liu (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Xin Tang (Shanghai Jiao Tong University), and Li Jiang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute)	76
PCCL: Energy-Efficient LLM Training with Power-Aware Collective Communication Ziyang Jia (University of California, California), Laxmi N. Bhuyan (University of California, California), and Daniel Wong (University of California, California)	84
Ensuring the Accuracy of CNN Accelerators Supplied at Ultra-Low Voltage	92
Session 2B: Security	
Session 2B: Security A Semi Black-Box Adversarial Bit-Flip Attack with Limited DNN Model Information Behnam Ghavami (University of British Columbia, Canada), Mani Sadati (Simon Fraser University, Canada), Mohammad Shahidzadeh (Simon Fraser University, Canada), Lesley Shannon (Simon Fraser University, Canada), and Steve Wilton (University of British Columbia, Canada)	96
A Semi Black-Box Adversarial Bit-Flip Attack with Limited DNN Model Information Behnam Ghavami (University of British Columbia, Canada), Mani Sadati (Simon Fraser University, Canada), Mohammad Shahidzadeh (Simon Fraser University, Canada), Lesley Shannon (Simon Fraser University, Canada),	

Interpretable Risk-Aware Access Control for Spark: Blocking Attack Purpose Behind Actions 122 Wenbo Wang (Key Laboratory of Cyberspace Security of Defense, Institute of Information Engineering, Chinese Academy of Sciences: University of Chinese Academy of Sciences), Tao Xue (Hangzhou Institute of Technology, Xidian University), Shuailou Li (Key Laboratory of Cyberspace Security of Defense, Institute of Information Engineering, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Zhaoyang Wang (Key Laboratory of Cyberspace Security of Defense, Institute of Information Engineering, Chinese Academy of Sciences: University of Chinese Academy of Sciences), Boyang Zhang (Key Laboratory of Cyberspace Security of Defense, Institute of Information Engineering, Chinese Academy of Sciences), and Yu Wen (Key Laboratory of Cyberspace Security of Defense, Institute of Information Engineering, Chinese Academy of Sciences)
TDM: Time and Distance Metric for Quantifying Information Leakage Vulnerabilities in SoCs 130 Avinash Ayalasomayajula (University of Florida, United States of America), Henian Li (University of Florida, United States of America), Hasan Al-Shaikh (University of Florida, United States of America), Sujan Kumar Saha (University of Florida, United States of America), and Farimah Farahmandi (University of Florida, Unites States of America)
Session 3A: ML-Supported HLS and Design
Transformer-Characterized Approach for Chip Floorplanning: Leveraging HyperGCN and DTQN \dots 134
Wenbo Guan (Faculty of Integrated Circuits, Xidian University, China), Xiaoyan Tang (Faculty of Integrated Circuits, Xidian University, China), Hongliang Lu (Faculty of Integrated Circuits, Xidian University, China), Jingru Tan (Xidian University, China), Jinlong Wang (Beijing Bytedance Technology Co., China), and Yuming Zhang (Faculty of Integrated Circuits, Xidian University, China)
Elastic EDA: Auto-Scaling Cloud Resources for EDA Tasks via Learning-Based Approaches
RNC: Efficient RRAM-Aware NAS and Compilation for DNNs on Resource-Constrained Edge Devices

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation Using LLMs 162 Mingzhe Gao (Shanghai Jiao Tong University), Jieru Zhao (Shanghai Jiao Tong University), Zhe Lin (Sun Yat-sen University), Wenchao Ding (Fudan University), Xiaofeng Hou (Shanghai Jiao Tong University), Yu Feng (Shanghai Jiao Tong University), Chao Li (Shanghai Jiao Tong University), and Minyi Guo (Shanghai Jiao Tong University)
Reinforcement Learning-Driven Co-Scheduling and Diverse Resource Assignments on NUMA Systems
Rethinking High-Level Synthesis Design Space Exploration from a Contrastive Perspective
Session 4A: Computing Systems for Learning, and Learning for Computing Systems
ParaCkpt: Heterogeneous Multi-Path Checkpointing Mechanism for Training Deep Learning Models
RTDeepEnsemble: Real-Time DNN Ensemble Method for Machine Perception Systems
Interference-Aware DNN Serving on Heterogeneous Processors in Edge Systems
HOLES: Boosting Large Language Models Efficiency with Hardware-Friendly Lossless Encoding . 207 Fangxin Liu (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Ning Yang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Zhiyan Song (Shanghai Qizhi Institute; Shanghai Qi Zhi Institute), Zongwu Wang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), and Li Jiang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute)

OLSATM: Online Learning Based State-Aware Task Migration on S-NUCA Many-Cores
Co-Designing a 3D Transformation Accelerator for Versal-Based Image Registration
Session 4B: Persistent Memories
Read-Optimized Persistent Hash Index for Query Acceleration Through Fingerprint Filtering and Lock-Free Prefetching
Optimizing Structural Modification Operation for B+-Tree on Byte-Addressable Devices
FastMatch: Enhancing Data Pipeline Efficiency for Accelerated Distributed Training
Multi-Stage Dynamic Cuckoo Filters
Persistent Spiral Storage

Session 5A: RISC-V Advancements

Advanced Dynamic Scalarisation for RISC-V GPGPUs	260
Extending RISC-V for Efficient Overflow Recovery in Mixed-Precision Computations	268
Ventus: A High-Performance Open-Source GPGPU Based on RISC-V and Its Vector Extension Jingzhou Li (Tsinghua University, China), Kexiang Yang (Tsinghua University, China), Chufeng Jin (Tsinghua University, China), Xudong Liu (Tsinghua University, China), Zexia Yang (Tsinghua University, China), Fangfei Yu (Tsinghua University, China), Yujie Shi (Tsinghua University, China), Mingyuan Ma (Tsinghua University, China), Li Kong (International Innovation Center of Tsinghua University, China, Shanghai, China), Jing Zhou (Terapines), Hualin Wu (Terapines), and Hu He (Tsinghua University, China)	276
HeroSDK: Streamlining Heterogeneous RISC-V Accelerated Computing From Embedded To High-Performance Systems	280
vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-Criticality Systems Enrico Zelioli (ETH Zurich, Switzerland), Alessandro Ottaviano (ETH Zurich, Switzerland), Robert Balas (ETH Zurich, Switzerland), Nils Wistoff (ETH Zurich, Switzerland), Angelo Garofalo (ETH Zurich, Switzerland; DEI, University of Bologna, Italy), and Luca Benini (ETH Zurich, Switzerland; DEI, University of Bologna, Italy)	288
Session 5B: SW Architectures for Learning	
PCC: An End-to-End Compilation Framework for Neural Networks on Photonic-Electronic Accelerators Bohan Hu (The Hong Kong University of Science and Technology (Guangzhou), China), Yinyi Liu (The Hong Kong University of Science and Technology, China), Zhenguo Liu (The Hong Kong University of Science and Technology (Guangzhou), China), Wei Zhang (The Hong Kong University of Science and Technology, China), and Jiang Xu (The Hong Kong University of Science and Technology (Guangzhou), China)	292
Tango: Low Latency Multi-DNN Inference on Heterogeneous Edge Platforms Zain Taufique (University of Turku, Finland), Aman Vyas (University of Turku, Finland), Antonio Miele (Politecnico di Milano, Italy), Pasi Liljeberg (University of Turku, Finland), and Anil Kanduri (University of Turku, Finland)	300

Private Tensor Freezing for an Efficient Federated Learning with Homomorphic Encryption 308 Valentino Peluso (Politecnico di Torino, Italy), Erich Malan (Politecnico di Torino, Italy), Andrea Calimera (Politecnico di Torino, Italy), and Enrico Macii (Politecnico di Torino, Italy)
Pseudo-Sim: An Accurate Analytical Modeling Framework for Systolic Array Architectures 316 Dan Sturm (University of Washington ECE, USA) and Sajjad Moazeni (University of Washington ECE, USA)
Fine-Grained Shared Cache Interference Analysis Using Basic Block's Execution Time
Session 6A: SSD Design and Optimization
SchInFS: A File System Integrating Functions of the Block I/O Scheduler for ZNS SSDs 324 Jintong Zhang (Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China), Haichuan Hu (Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China), Jianxi Chen (Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China), and Yekang Zhan (Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China)
GCC: Optimizing Space Efficiency and Read Latency of SSDs with Workload-Aware Garbage Collection Aided Compression
LBZ: A Lightweight Block Device for Supporting F2FS on ZNS SSD
RAID45: Hybrid Parity-Based RAID for Reducing Parity Write Wear on High-Density SSDs 348 Jialin Liu (East China Normal University, China), Yujiong Liang (East China Normal University, China), Yunpeng Song (East China Normal University, China), and Liang Shi (East China Normal University, China)

SmartNetSSD: Exploiting Path Resources for Read Performance Improvement in Network-Based SSDs
SuperMap: High-Performance and Flexible Memory-Mapped IO for Fast Storage Device
Session 6B: Test and Verification
Safe Speculation for CHERI
APE-FV: Concolic Testing for RTL Functional Verification Using Adaptive Path Exploration373 Ziyue Zheng (The Hong Kong University of Science and Technology (Guangzhou), China), Xiangchen Meng (The Hong Kong University of Science and Technology (Guangzhou), China), and Yangdi Lyu (The Hong Kong University of Science and Technology (Guangzhou), China)
HAp-FT: A Hybrid Approximate Fault Tolerance Framework for DNN Accelerator
LLM-TG: Towards Automated Test Case Generation for Processors Using Large Language Models 389
Yifei Deng (Academy of Military Sciences, China; University of Electronic Science and Technology of China, China), Renzhi Chen (Academy of Military Sciences, China), Chao Xiao (National University of Defense Technology, China), Zhijie Yang (Academy of Military Sciences, China), Yuanfeng Luo (National University of Defense Technology, China), Jingyue Zhao (Academy of Military Sciences, China), Na Li (Academy of Military Sciences, China), Zhong Wan (Academy of Military Sciences, China), Yongbao Ai (Academy of Military Sciences, China), Huadong Dai (Academy of Military Sciences, China), and Lei Wang (Academy of Military Sciences, China)

Rethinking DRAM Failure Prediction In Memory Reliability An Efficient Deep Image Classification Perspective
ZhiShuai Han (Inspur, China), PiJia Hao (Inspur, China), and MuFei Zhang (Inspur, China)
Session 7A: Advancements in Hardware Architectures
NexusCIM: High-Throughput Multi-CIM Array Architecture with C-Mesh NoC and Hub Cores 401 Hyunmin Kim (Sogang University, Republic of Korea) and Sungju Ryu (Sogang University, Republic of Korea)
Dual-Axis ECC: Vertical and Horizontal Error Correction for Storage and Transfer Errors
VarVE: Bringing SIMD Performance to Variable-Width Values
Ninja: A Hardware Assisted System for Accelerating Nested Address Translation
HEncode: A Highly Modularized and Efficient FPGA QC-LDPC Encoder Using High Level Synthesis
Efficient Microprocessor Design Space Exploration via Space Partitioning
SATL: A Spatial Architecture Rapid Prototyping Framework for Irregular Applications Acceleration

Session 8A: Memory-Efficient Design

VDMig: An Adaptive Virtual Disk Migration Scheme For Cloud Block Storage System	5
Hermes: Memory-Efficient Pipeline Inference for Large Models on Edge Devices	1
Opportunistic Migration for Hybrid Memories While Mitigating Aging Effects	<u>></u>
HPA: A Hybrid Data Flow for PIM Architectures)
LCKV: Learner-Cleaner Optimized Adaptive Key-Value Separated LSM-Tree Store)
LVLDPC: Intra-Layer Variation Aware LDPC Coding for 3D TLC NAND Flash Memory	3
Session 8B: SW Architectures for Optimization	
UniCoMo: A Unified Learning-Based Cost Model for Tensorized Program Tuning	7

SHEEO: Continuous Energy Efficiency Optimization in Autonomous Embedded Systems	. 496
AutoSparse: A Source-to-Source Format and Schedule Auto-Tuning Framework for Sparse Tensor Program Xiangjun Qu (University of Science and Technology of China, China), Lei Gong (University of Science and Technology of China, China), Wenqi Lou (Suzhou Institute for Advanced Research, University of Science and Technology of China, China), Qianyu Cheng (University of Science and Technology of China, China), Xianglan Chen (University of Science and Technology of China, China), Chao Wang (University of Science and Technology of China, China), and Xuehai Zhou (University of Science and Technology of China, China)	
MIST: Efficient Mixed-Precision Preconditioning Through Iterative Sparse-Triangular Solver Design Haoyuan Zhang (Computer Network Information Center, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Yidong Chen (Tsinghua University, China), Wenpeng Ma (Xinyang Normal University, China), Wu Yuan (Computer Network Information Center, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Jian Zhang (Computer Network Information Center, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), and Zhonghua Lu (Computer Network Information Center, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China)	. 513
Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization	. 51 <i>7</i>
MOTPE/D: Hardware and Algorithm Co-Design for Reconfigurable Neuromorphic Processor Yuan Li (National University of Defense Technology, China), Renzhi Chen (Academy of Military Sciences, China), Zhijie Yang (Academy of Military Sciences, China), Xun Xiao (National University of Defense Technology, China), Jingyue Zhao (Academy of Military Sciences, China), Zhenhua Zhu (Tsinghua University, China), Huadong Dai (Academy of Military Sciences, China), Yuhua Tang (National University of Defense Technology, China), Weixia Xu (National University of Defense Technology, China), Li Luo (National University of Defense Technology, China), and Lei Wang (Academy of Military Sciences, China)	. 521

Session 9A: EDA for Quantum

Exploration	525
A Joint Optimization of Buffer and Splitter Insertion for Phase-Skipping Adiabatic Quantum-Flux-Parametron Circuits Robert S. Aviles (University of Southern California, USA) and Peter A. Beerel (University of Southern California, USA)	534
A Quantum Method to Match Vector Boolean Functions Using Simon's Solver	542
MOSQ: Accelerating Classical Simulation of UCCSD Ansatz Circuits Using Merged Operation Seungwoo Choi (Yonsei University, Korea), Enhyeok Jang (Yonsei University, Korea), Youngmin Kim (Yonsei University, Korea), and Won Woo Ro (Yonsei University, Korea)	550
Session 9B: Caches	
AceMiner: Accelerating Graph Pattern Matching Using PIM with Optimized Cache System Liang Yan (Institute of Computing Technology Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Xiaoyang Lu (Illinois Institute of Technology, USA), Xiaoming Chen (Institute of Computing Technology Chinese Academy of Sciences? China; University of Chinese Academy of Sciences, China), Sheng Xu (Anhui Normal University, China), Xingqi Zou (Institute of Computing Technology Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Yinhe Han (Institute of Computing Technology Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), and Xian-He Sun (Illinois Institute of Technology, USA)	558
Hardware Cache Locking for All Memory Updates	566
CacheTrimmer: Adaptive Cache File Trimming for Optimized Performance and Lifetime on Mobile Devices	575

CCacheSim: A Circuit-Architecture Cross-Level Simulation Framework for SRAM-Based In-Cache
Computing System Evaluation 583
Baiqing Zhong (Sun Yat-sen University, China), Mingyu Wang (Sun Yat-sen University, China), Yicong Zhang (Sun Yat-sen University,
China), Xiaojie Li (Sun Yat-sen University, China), and Zhiyi Yu (Sun
Yat-sen University, China)
1 w cen dimeereng, cimm,
Session 10A: HW Architectures for Learning
VEGA: Implementing a Versatile and Efficient Deep Learning Processor with Graph-Based ALU 591 Wenqiang Wang (Shanghai Jiao Tong University, China; Huixi Technology, China), Yuzhou Chen (Shanghai Jiao Tong University, China), Guanting Huo (Huixi Technology, China), Guanghui He (Shanghai Jiao Tong University, China; Huixi Technology, China), and Ningyi Xu (Shanghai Jiao Tong University, China; Huixi Technology, China)
FloatMax: An Efficient Accelerator for Transformer-Based Models Exploiting Tensor-Wise
Adaptive Floating-Point Quantization
Seoho Chung (Hanyang University, Korea), Kwangrae Kim (Hanyang
University, Korea), Soomin Rho (Hanyang University, Korea), Chanhoon Kim (Hanyang University, Korea), and Ki-Seok Chung (Hanyang
University, Korea)
·
EN-T: Optimizing Tensor Computing Engines Performance via Encoder-Based Methodology 608 Qizhe Wu (University of Science and Technology of China, China), Yuchen Gui (University of Science and Technology of China, China), Zhichen Zeng (University of Science and Technology of China, China), Xiaotian Wang (University of Science and Technology of China, China), Huawen Liang (University of Science and Technology of China, China), and Xi Jin (University of Science and Technology of China, China)
SLIDE-x-ML: System-Level Infrastructure for Dataset E-Xtraction and Machine Learning
Framework for High-Level Synthesis Estimations
Dystar-GNN: A Dynamic and Sparsity-Oriented Accelerator for Enhanced Graph Neural Network
Execution
Early: An Importance-Aware Early Firing and Exit for SNN Acceleration
Xuan Zhang (Shanghai Jiao Tong University, China), Zhuoran Song
(Shanghai Jiao Tong University, China), Peng Zhou (LuxiTech Co. Ltd,
China), Xing Li (Shanghai Jiao Tong University, China), Xueyuan Liu
(Shanghai Jiao Tong University, China), Xiaolong Lin (Shanghai Jiao
Tong University, China), Zhezhi He (Shanghai Jiao Tong University,
China), Li Jiang (Shanghai Jiao Tong University, China), Naifeng Jing
(Shanghai Jiao Tong University, China), and Xiaoyao Liang (Shanghai Jiao Tong University, China)

Session 10B: Accelerators

Vision Transformer Inference on a CNN Accelerator
WOLT: Transparent Deployment of ML Workloads on Lightweight Many-Accelerator Architectures
Kuan-Lin Chiu (Columbia University, New York), Guy Eichler (Columbia University, New York), Chuan-Tung Lin (Columbia University, New York), Giuseppe Di Guglielmo (Columbia University, New York), and Luca P. Carloni (Columbia University, New York)
AirGun: Adaptive Granularity Quantization for Accelerating Large Language Models
TileMap: Mapping Multi-Head Attention on Spatial Accelerators with Tile-Based Analysis 653 Fuyu Wang (Sun Yat-sen University, China) and Minghua Shen (Sun Yat-sen University, China)
ISVDA: An In Storage Processing Accelerator for Visual Data Analysis
Session 11A: Energy-Aware EDA
Simultaneous Conjugate Gradient and iAFF-UNet for Accurate IR Drop Calculation
Global and Local Attention-Based Inception U-Net for Static IR Drop Prediction
A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS 681 Gabriele Montanaro (Politecnico di Milano, Italy), Andrea Galimberti (Politecnico di Milano, Italy), and Davide Zoni (Politecnico di Milano, Italy)
A Methodology for Fast and Efficient ML-Based Power Modeling

Tutorial Session

Tutorial: Evolutionary Design Methods in Electronic Design Automation
Session 12A: Computing Systems for Hyperdimensional Computing
Multi-Model Inference Composition of Hyperdimensional Computing Ensembles
Integrating Branching and Pruning for Efficient Hyperdimensional Computing
Efficient Forward-Only Training for Brain-Inspired Hyperdimensional Computing
Author Index 715