

2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC 2024)

**Tanger, Morocco
6-9 October 2024**



**IEEE Catalog Number: CFP24LSI-POD
ISBN: 979-8-3315-3968-9**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24LSI-POD
ISBN (Print-On-Demand):	979-8-3315-3968-9
ISBN (Online):	979-8-3315-3967-2
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A Novel Design Technique for Enhanced Security and New Applications of Ferroelectric-Based Non-Volatile SRAM	1
<i>Lucas Rhetat, Jean-Philippe Noel, Bastien Giraud, Laurent Grenouillet, Julie Laguerre, Cédric Marchand, Ian O'Connor</i>	
Capture the Pulse: Impact of FPGA Resource Utilization on EM Fault Injection Attacks Detection	7
<i>Sami El Amraoui, Régis Leveugle, Paolo Maistri</i>	
Continuity in Security: Leveraging LLM for Translating Security Properties Across Hardware Designs	13
<i>Bulbul Ahmed, Sujan Kumar Saha, Jingbo Zhou, Sohrab Aftabjahani, Mark Tehranipoor, Farimah Farahmandi</i>	
OSFDA: A Containerized CAD Tool for the Design and Analysis of Behavioral FSM Logic Locking.....	19
<i>Esrat Khan, Shahzad Muzaffar, Lamees M. Al Qassem, Ibrahim M. Elfadel</i>	
APPAMM: Memory Management for IPsec Application on Heterogeneous SoCs.....	25
<i>Ayushi Agarwal, Radhika Dharwadkar, Isaar Ahmad, Krishna Kumar, P. J. Joseph, Sourav Roy, Prokash Ghosh, Preeti Ranjan Panda</i>	
Embedded and Real-Time Anomalous Command Classification in Unmanned Ground Vehicle Operations	31
<i>Rafaella Elia, Theocharis Theocharides</i>	
Low Power Network-On-Chip Architecture Design Technique	37
<i>Tejas Musale, Arun Ganti, Ankur Gogoi, Kanchan Manna</i>	
Minimum Depth Quantum Modular Addition Through Carry-Save Architecture.....	43
<i>Siyi Wang, Eugene Lim, Xiufan Li, Jerrie Feng, Anupam Chattopadhyay</i>	
NEATRouter: A New Method for 2D Global Routing	49
<i>Luis Enrique Murillo Vizcardo, Ricardo Reis</i>	
Adaptable FWHW Formal Co-Verification of SoC RISC-V Components.....	55
<i>Paulette Iskandar, Bryan Olmos, Wolfgang Kunz, Djones Lettnin</i>	
Behavioral Simulation of Relative Timed Asynchronous Circuits	61
<i>Sumanth Kolluru, Kenneth S. Stevens</i>	
Diagnostic Coverage Estimation for Automotive SoCs Based on Colored Stochastic Petri Nets	67
<i>Ernesto Cristopher Villegas Castillo, Felipe Augusto Da Silva, Michael Glaß</i>	
Linear Algebra Approach to Verification of Modular (2^n-1) Multipliers.....	73
<i>Jiteshri Dasari, Cunxi Yu, Maciej Ciesielski</i>	
Adaptive Block-Scaled GeMMs on Vector Processors for DNN Training at the Edge.....	79
<i>Nitish Satya Murthy, Nathan Laubeuf, Debjyoti Bhattacharjee, Francky Catthoor, Marian Verhelst</i>	
A High Throughput, Energy-Efficient Architecture for Variable Precision Computing in DRAM	85
<i>Gian Singh, Ayushi Dube, Sarma Vrudhula</i>	

GemIMC: A Configurable HW Architecture for Technology Agnostic IMC Based NN Inference.....	91
<i>Emilien Taly, Roberto Guizzetti, Pascal Urard, Elena-Ioana Vatajelu</i>	
Stochastic Spintronics Device Based Bayesian Networks for Efficient Uncertainty Modeling.....	97
<i>N/A</i>	
AFSRAM-CIM: Adder Free SRAM-Based Digital Computation-In-Memory for BNN	103
<i>Asmae El Arrassi, Mohammad Amin Yaldagard, Xingjian Tao, Taha Shahroodi, Fouwad Mir, Yashvardhan Biyani, Manil Dev Gomony, Anteneh Gebregiorgis, Rajiv Joshi, Said Hamdioui</i>	
DynaCache: A Checkpoint Aware Reconfigurable Cache for Intermittently Powered Computing Systems.....	109
<i>Rishabh Mahanta, Hemangee K. Kapoor</i>	
In-Memory Mirroring: Cloning Without Reading	115
<i>Simranjeet Singh, Ankit Bende, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Sachin Patkar, Farhad Merchant</i>	
Multi-Level FeFET-Based CAM Address Decoder.....	121
<i>Thomas Makryniotis, Georgi Gaydadjiev, Said Hamdioui, Mottaqiallah Taouil</i>	
A Low-Power Linear Phase Interpolation-Based Delay Line in 12nm FinFET Technology.....	127
<i>Mohammadreza Esmaeilpour, Jan Lappas, Christian Weis, Norbert Wehn</i>	
Benchmarking Microfluidic Design Automation Flows.....	132
<i>Ashton Snelgrove, Skylar Stockham, Pierre-Emmanuel Gaillardon</i>	
Understanding Transistor Aging Impact on the Behavior of RRAM Cells	138
<i>Seyed Hossein Hashemi Shadmehri, Supriya Chakraborty, Thiago Santos Copetti, Fabian Luis Vargas, Leticia Maria Bolzani Poehls</i>	
A New Control Law for N-Path Mixer Switches Enhancing Harmonic Rejection.....	144
<i>Hasan Moussa, Estelle Lauga-Larroze, Laurent Fesquet</i>	
A Scalable Hardware Architecture for Efficient Learning of Recurrent Neural Networks at the Edge.....	148
<i>Yicheng Zhang, Manil Dev Gomony, Henk Corporaal, Federico Corradi</i>	
Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference.....	152
<i>Harideep Nair, Prabhu Vellaisamy, Tsung-Han Lin, Perry Wang, Shawn Blanton, John Paul Shen</i>	
Compensating the Load Effect in Quadrature All-Pass Filters.....	156
<i>U. Esteban Eraso, C. Sánchez-Azqueta, F. Aznar, C. Aldea, S. Celma</i>	
Design Co-Processor Based on Partially Homomorphic Encryption Execution Using Open-Source Tool.....	160
<i>Mujahid Bilal, M. Kamran Bhatti, Muhammad Kahsif Minhas, Haroon Waris</i>	
Exploiting Functional Approximation on Decision-Tree Based Multiple Classifier Systems.....	164
<i>Mario Barbareschi, Salvatore Barone, Antonio Emmanuele, Nicola Mazzocca</i>	
FortBoot: Fortifying Rooted-In-Device-Specific Security Through Secure Booting.....	168
<i>Sajeed Mohammad, Farimah Farahmandi</i>	

FVDCLS: Functional Verification of RISC-V Based Dual-Core Lockstep Feature Using Fault Injection Mechanism	172
<i>Muhammad Kashif Minhas, Haroon Waris, Sajid Baloch</i>	
Heterogeneous Approximation of DNN HW Accelerators Based on Channels Vulnerability	176
<i>Natalia Cherezova, Salvatore Pappalardo, Mahdi Taheri, Mohammad Hasan Ahmadilivani, Bastien Deveautour, Alberto Bosio, Jaan Raik, Maksim Jenihhin</i>	
Enhanced Diagnosis of Failing Bits in Memory Built-In Self-Test.....	180
<i>Ali Shisha, Balajiraja Ravinarayanan, Knut Mellenthin</i>	
Exploring the Role of the Portable Stimulus Standard in Enhancing Security Property Verification	184
<i>Jaimini Nagar, Thorsten Dworzak, Sebastian Simon, Ulrich Heinkel, Djones Lettnin</i>	
High-Density Standard Cell Library for Sequential 3D Integrated Circuits.....	188
<i>Arturo Prieto, Joachim Rodrigues</i>	
Holistic Framework for Evaluating the Trustworthiness of Integrated Circuits	192
<i>Mouadh Ayache, Enkele Rama, Saleh Mulhem, Mladen Berekovic, Matthias Korb</i>	
Lightweight Active Fences for FPGAs.....	196
<i>Anis Fellah-Touta, Lilian Bossuet, Vincent Grosso, Carlos Andres Lara-Nino</i>	
MCS-NTT: Multi-Chip System Design for NTT Acceleration	200
<i>Mohammed Nabeel, Homer Gamil, Johann Knechtel, Michail Maniatakis</i>	
MEAN: Mixture-Of-Experts Based Neural Receiver.....	204
<i>Bram Van Bolderik, Vlado Menkovski, Sonia Heemstra, Manil Dev Gomony</i>	
Resource Management of Automotive Engine Control Units	208
<i>Istvan Andras Gergely, Sebastian Rausch, Nahla Elaraby, Axel Jantsch</i>	
SystemVerilog-SystemC TestBench Architecture for VLSI Chip Design Verification.....	212
<i>Mohammad Ismael, Ayman Hroub, Nasib Naser</i>	
Time-To-Digital Converter Based Self-Timed Ring Oscillator: An FPGA Implementation	216
<i>Assia El-Hadbi, Oussama Elissati, Laurent Fesquet</i>	
Reliability Assessment of Large DNN Models: Trading off Performance and Accuracy.....	220
<i>Junchao Chen, Giuseppe Esposito, Fernando Fernandes Dos Santos, Juan-David Guerrero-Balaguera, Angeliki Kritikakou, Milos Krstic, Robert Limas Sierra, Josie E. Rodriguez Condia, Matteo Sonza Reorda, Marcello Traiola, Alessandro Veronesi</i>	
QCrop: An IoT Based Framework to Enhance Crop Productivity in Smart Agriculture.....	230
<i>Mahdi Shamsa, Laavanya Rachakonda, Saraju P. Mohanty, Elias Kougianos</i>	
SanaSolo 2.0: Edge-Based Monitoring and Management of Soil Fertility Using IoT	236
<i>Laavanya Rachakonda, Samuel Stasiewicz</i>	
Transforming Agriculture: A Mini-Review of IoT Innovations and Their Impact	242
<i>Laavanya Rachakonda</i>	
A Novel Current Comparator Enabling Large RRAM Crossbars for BNNs and PUFs.....	248
<i>Gokulnath Rajendran, Debajit Basak, Suman Deb, Siyi Wang, Anupam Chattopadhyay</i>	
Secure Software/Hardware Hybrid In-Field Testing for System-On-Chip.....	254
<i>Saleh Mulhem, Christian Ewert, Andrija Neškovic, Amrit Sharma Poudel</i>	

The Impact of Logic Synthesis and Technology Mapping on Logic Locking Security.....	260
<i>Lilas Alrahis, Mohammed Thari Nabeel, Johann Knechtel, Ozgur Sinanoglu</i>	
BlockShield: A TPM-Integrated Blockchain-Based Framework for Shielding Against Deepfakes	266
<i>Venkata K. V. V. Bathalapalli, Aakarshan Kumar, Saraju P. Mohanty, Elias Kougianos, Venkata P. Yanambaka</i>	
Fortified-Edge 5.0: Federated Learning for Secure and Reliable PUF in Authentication Systems	272
<i>Seema G. Aarella, Venkata P. Yanambaka, Saraju P. Mohanty, Elias Kougianos</i>	
Performance Analysis of Greedy and Auction-Based Resource Allocation Algorithms in Ubiquitous Computing Environments.....	278
<i>Akshay Nagpal, Vivekananda Jayaram, Manjunatha Sughaturu Krishnappa, Nikhil Jagdish Bangad, Darshan Mohan Bidkar, Manoj Jayantilal Kathiriya, Seema G Aarella</i>	
A Unified Functional Safety EDA Framework for Accurate Diagnostic Coverage Estimation	284
<i>Abhiroop Bhowmik, Subin Babukutty, Mottaqiallah Taouil, Moritz Fieback</i>	
3D VNWFET-Based Standard Cell Library Design Flow: From Circuit and Physical Design to Logic Synthesis	290
<i>Sara Mannaa, Cédric Marchand, Damien Deleruyelle, Bastien Deveautour, Alberto Bosio, Christoph Lenz, Oskar Baumgartner, Ian O'Connor</i>	

Author Index