

2024 21st International SoC Design Conference (ISOCC 2024)

**Sapporo, Japan
19-22 August 2024**



**IEEE Catalog Number: CFP2469E-POD
ISBN: 979-8-3503-7709-5**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2469E-POD
ISBN (Print-On-Demand):	979-8-3503-7709-5
ISBN (Online):	979-8-3503-7708-8
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

High Voltage Driver with Multiple Outputs Capable of Independent PWM Control	1
<i>Jae-Hyoun Park</i>	
Self-Sustainable Triple-input Triple-output Power Management Unit for Battery-less IoT Application with Low-power Time-monitoring MPPT	3
<i>Yen-Yun Huang, Po-Hung Chen</i>	
Interface Circuits for Piezoelectric Polyvinylidene Fluoride (PVDF) Films.....	5
<i>Carl Lester Fabian, Marc Rosales, John Richard Hizon</i>	
Self-Supervised Contrastive Representation Learning for Time-Series Classification	7
<i>Kunpeng Li, Jong-Chul Lee</i>	
A Cap-Less LDO Regulator with Improved Load Regulation Using Adaptive Feedback Control and Modified Voltage Damper	9
<i>Tzung-Je Lee, Han-Yi Chiu</i>	
An On-Chip Temperature Sensor with 1°C Resolution and Wide Detection Range Using 180-nm CMOS Process	11
<i>Pradyumna Vellanki, Hung-Che Tseng, Ying-Xuan Chen, L S S Pavan Kumar Chodiseti, Chua-Chin Wang</i>	
A High-Efficiency High-Data-Rate Wireless Power and Data Transfer IC Using Orthogonal Codes for Miniatureized Multi-Channel Neural Interface Systems	13
<i>Chan Park, Sohmyung Ha, Minkyu Je</i>	
Optimal Efficiency True Random Number Generator with Discrete-Time Chaos for Low-Cost Applications.....	16
<i>Tzung-Je Lee, Cheng-Han Wu</i>	
A High-Gain Transimpedance Amplifier Using Highly-Linear and Symmetric Multi-Stage Pseudo- Resistors	18
<i>Soheila Khakneshin, Mehdi Saberi, Alexandre Schmid</i>	
Compact Inductor-Less CMOS PAM4 VCSEL Driver for High-speed Optical Communications.....	20
<i>Junsei Oshika, Shogo Ishida, Daisuke Ito, Makoto Nakamura</i>	
A Small and Low Power Ergodic Sequential Logic Neuron Model for Neural Prostheses	22
<i>Sota Ohtaki, Hiroyuki Torikai</i>	
A Low-Power PLL with a Standby Mode	24
<i>Yu-Chun Hsiao, Rui-Cheng Ai, Zhen-Jie Hong, Yu-Lung Lo, Jen-Chieh Liu</i>	
A Fast-Lock All-Digital PLL with a TDC-based FLL	26
<i>Changhoon Chae, Jongsun Kim</i>	
A 339-NW 32.768-kHz DFLL-Based Reference Clock Generator with an Embedded Temperature Sensor	28
<i>Shuan Yang, Tai-Hong Chen, Yu-Chi Wang, Chia-Hsi Fang, Chun-Yu Lin, Shan-Chih Tsou, Shon-Hang Wen, Kuan-Dar Chen, Tsung-Hsien Lin</i>	
A Programmable DLL-Based Delay Chain	30
<i>Yu-Wei Huang, Cheng-En Wu, Wei-Bin Yang, Jen-Chieh Liu</i>	

A 12.8-Gb/s/lane, 1.03-pJ/b Transmitter with Reconfigurable Charge-Injecting Crosstalk Cancellation for Capacitively Coupled High-Density Interconnects.....	32
<i>Yoochang Kim, Seunghoon Yi, Seung Chae Jung, Hee-Cheol Joo, Sung-Chul Lee, Young-Ha Hwang</i>	
A 1.08pJ/bit DisplayPort RX with Combined AFE Offset Cancellation and Training-Less Link Setup.....	34
<i>Yufeng Ge, Zheng Jiang, Yibin Fu, Yaolong Zhang, Jingbo Wang, Hong Zhang</i>	
A Discrete Multitone Wireline Transceiver Using Optimal Loading Over Reflective Channel for ADC-Based High-Speed Serial Links	36
<i>Jaewon Lee, Seoyoung Jang, Donggeon Kim, Yujin Choi, Sungyu Song, Gain Kim</i>	
A Reference Voltage Generator Using Level Tracking Scheme for Low-Swing PAM-3 Signaling	38
<i>Seul-Ki Han, Won-Young Lee</i>	
A 2.5-12.3 Gb/s Continuous-rate Referenceless CDR with Counter-based Unlimited Frequency Detection	40
<i>Yujin Na, Jin-Ku Kang</i>	
Clock Recovery Circuit for 3-Gsymbol/s/lane MIPI C-PHY Receiver	42
<i>Dong-Seob Shin, Jong-Ho Park, Chang-Min Song, Seong-Yun Kim, Hyeonseok Lee, Jinyeong Lee, Young-Chan Jang</i>	
A High-Speed HBM Receiver Design for High-Performance Computing Systems.....	44
<i>Thinh Nguyen-Viet, Gyung-Su Byun</i>	
3-Gsymbol/s/lane MIPI C-PHY Receiver with Feed-forward Level-dependent Equalization	46
<i>Jong-Ho Park, Minjun Cho, Juncheol Kim, Haewoon Son, Hyeon-Ho Kim, Young-Chan Jang</i>	
A Multi-Level Power Gating Logic Controlled Driver for a 10-V Power Transistor Using 180-nm High Voltage BCD Process.....	48
<i>Soumika Majumder, Lean Karlo Santos Tolentino, Oliver Lexter July Alvarez Jose, Venkata Naveen Kolakaluri, Mitch Ming-Chi Chou, Chua-Chin Wang</i>	
A LoRaWAN Enabled Sensor-Based System for Detecting Rodent Activity.....	50
<i>Szu-Ting Wang, Shang-Sian Wu, Kuo-Cheng Tseng, Li-Chuan Hsu, Song-Min Ke, Shin-Chi Lai</i>	
An Efficient Cost Reduction Method by Reusing Intermediate Droplets in MEDA Biochips	52
<i>Kensuke Fukui, Shigeru Yamashita</i>	
LI-RV: A Fast and Efficient RISC-V Based Coprocessor for Lightweight Cryptography.....	54
<i>Ngoc Hung Nguyen, Duc Hong An Le, Vu Trung Duong Le, Van Tinh Nguyen, Tuan Hai Vu, Hoai Luan Pham, Yasuhiko Nakashima</i>	
Design of a Multilingual Translation System with Personalized Voice Characteristics	56
<i>Chen-Hua Chen, Guan-Yu Lai, Chuan Lee, Chang-Yu Wu, Kuan-Lin Liu, Shin-Chi Lai</i>	
Comparative Analysis of Quantum Adder Circuits in Computation Accuracy on Noisy Quantum Computers	58
<i>Sungyoun Hwang, Hyojun Seo, Yongtae Kim</i>	
Performance Evaluation of a RISC-V CPU at Cryogenic Temperature for Future Quantum Control.....	60
<i>Y. S. Chong, V. P. Nambiar, A. Mani, V. Leong, C. P. Y. Wong, A. T. Do</i>	

An 800-MS/s 10b Pipelined ADC with Floating Ring Amplifiers	62
<i>Chao-Yen Hsu, Mu-Heng Pi, Tai-Cheng Lee</i>	
Power Reduction Techniques for Energy-Efficient Audio Continuous-Time Delta-Sigma Modulator	64
<i>Wonseon Lee, Youngcheol Chae</i>	
An Integrator Time-Constant Calibration Scheme with Modified Voltage to Digital Converter.....	66
<i>Ting-Yu Syu, Yin-Qin Ye, Hsin-Liang Chen, Hsiao-Hsing Chou, Jen-Shiun Chiang</i>	
A Robust DT $\Delta\Sigma$ Modulator for High-Resolution Sensor Against Temperature Variations	68
<i>Jihun Choi, Sangwook Na, Taehun Kim, Jeongjin Roh</i>	
An Energy Efficient Period-Modulation-based Current-to-digital Converter for FET-type Sensors.....	70
<i>Wonseok Heo, Hoyong Seong, Donghyun Youn, Minkyu Je, Sohmyung Ha</i>	
A 14-GHz-Band Low-Supply-Voltage Low-Phase-Noise LC-VCO IC with Harmonic Tuned LC Tank in 45-nm CMOS SOI.....	72
<i>Chenxu Zhao, Mengchu Fang, Toshihiko Yoshimasu</i>	
5GHz Automatic Amplitude Calibration VCO Using Synchronous Clock Temperature Compensation.....	74
<i>Chia-Chia Wang, Yue-Fang Kuo</i>	
A 38-GHz Stacked-FET Linear Power Amplifier with Novel Phase Linearizer Circuit in 45-nm CMOS SOI	76
<i>Zhewen Wei, Toshihiko Yoshimasu</i>	
5G Millimeter-Wave RF Front-End Module ICs Design in Silicon CMOS SOI Vs. GaN	78
<i>D. Y. C. Lie, L.-W. Ouyang, C. Sweeney, J. Mayeda, J. Lopez</i>	
A 360 GOPS/W CGRA in a RISC-V SoC with Multi-Hop Routers and Idle-State Instructions for Edge Computing Applications.....	80
<i>V. P. Nambiar, Y. S. Chong, T. K. Bandara, D. Wijerathne, Z. Li, R. Juneja, L.-S. Peh, T. Mitra, A. T. Do</i>	
Lookup Table and Neural Network Based Decoders for Real Time Quantum Error Correction.....	82
<i>Y. S. Chong, U. Jana, S. Y. Soh, V. P. Nambiar, W. L. Goh, B. Wang, A. T. Do</i>	
CGLA: Coarse-Grained Linear Array for Multi-Hash Acceleration in Blockchain Mining.....	84
<i>Pham Hoai Luan, Vu Trung Duong Le, Van Duy Tran, Tuan Hai Vu, Yasuhiko Nakashima</i>	
UCP: A Unified Cryptographic Processor for High Performance and Low Power Security Applications.....	86
<i>Vu Trung Duong Le, Hoai Luan Pham, Tuan Hai Vu, Van Duy Tran, Thi Diem Tran, Yasuhiko Nakashima</i>	
Constructing Hardware Accelerators for Number-Theoretic Transform Using High-Level Synthesis	88
<i>Hyeri Roh, Woo-Seok Choi</i>	
MHC : Multi-Flit HBM Crossbar with Enhancing Performance and Resource Utilization	90
<i>Jaehun Jung, Jin-Hyeong Park, Young-Gil Jeong, Jeongwoo Park</i>	
LEAP: LLW RowHammer Mitigation System.....	92
<i>Yoojin Kim, Yesin Ryu, Jung-rae Kim</i>	

High-Efficiency RISC-V-Based Cryptographic Coprocessor for Security Applications	94
<i>Duc Hong An Le, Vu Trung Duong Le, Viet Anh Ho, Van Tinh Nguyen, Hoai Luan Pham, Van Duy Tran, Tuan Hai Vu, Yasuhiko Nakashima</i>	
A Simple Up-And-Down Weight Update Method for Tiny 8-bit Quantized CNN Training	96
<i>Chanyung Kim, Eunhong Lee, Kyungho Kim, Sung-Joon Jang, Sang-Seol Lee</i>	
Hybrid CC-LSTM Algorithm for SOC Estimation and Its Dual-Mode Hardware Design.....	98
<i>Yiwen Peng, Gexuan Wu, Lei Huang, Bing Li</i>	
On Exploring Non-Negative Matrix Factorization for Deep Neural Network Compression	100
<i>Mahendra Kumar Gurve, Gaurav Kumar, Sankar Behera, Yamuna Prasad, Satyadev Ahlawat</i>	
A Software-Hardware Co-Optimized Sense Amplifier for 2T1C Cell-based DRAM In-Memory-Computing.....	102
<i>Sunjoon Whang, Soyeon Um, Sangwoo Ha, Hoi-Jun Yoo</i>	
An SRAM-Based Error-Free Time Domain Pulse Train Computing-In-Memory Macro Achieving 226.14 TOPS/W and 5.782 TOPS/mm ²	104
<i>Edward Jongyoon Choi, Jiho Chun, Byeongseon Choi, Sohmyung Ha, Ik-Joon Chang, Minkyu Je</i>	
Quantum Battery Optimization Through Quantum Machine Learning Techniques	106
<i>Vu Tuan Hai, Vo Minh Kiet, Le Vu Trung Duong, Pham Hoai Luan, Le Bin Ho, Yasuhiko Nakashima</i>	
Efficient Cardiovascular Disease Diagnosis System for an Wearable Device Based on Multi Stage BCResNet.....	108
<i>Jungbeom Ko, Jaeyun Park, Minjeong Kim, Soomi Jeong, Hyunchul Kim, Jungsuk Kim</i>	
An Effective Neural Network Model Protection Method Against Model Stealing Attacks for Image Classification Applications	110
<i>Lih-Yih Chiou, Yu-Hung Lee, Chung-Chieh Chiu, Shun-Hsiu Hsu</i>	
Differential Injection-Locked Frequency Tripler with a Low-coupling 8-shaped Transformer	112
<i>Mao-Hsiu Hsu, Sheng-Iyang Jang, Meng-Ting Lin, Wen-Cheng Lai, Miin-Horng Juang</i>	
Fast and Accurate Curvilinear OPC with ML-Guided Curve Correction	114
<i>Seohyun Kim, Gangmin Cho, Shilong Zhang, Youngsoo Shin</i>	
Scan Architecture with Data Observation for Multiple Scan Cell Fault Diagnosis	116
<i>Juyong Lee, Sooryeong Lee, Hayoung Lee, Sungho Kang</i>	
APAPG: Address Pre-Processed ALPG for High-Speed Linear Test	118
<i>Sooryeong Lee, Hayoung Lee, Juyong Lee, Sungho Kang</i>	
CARDS: A Novel Detailed Macro Placement Framework for Minimizing Wirelength.....	120
<i>Yen-Lin Chua, Meng-Shan Wu, Yu-Guang Chen</i>	
IR-Drop and Routing Congestion Aware PDN Refinement Framework for Timing Optimization	122
<i>Yu-Guang Chen, Hung-Han Chang, Yu-Chuan Liang, Wen-Hsiang Chang, I-Ching Tsai, Chih-Wei Lin, Yun-Chih Chang, Mango Chia-Tso Chao</i>	
Optimizing and Addressing Stitch Challenges in High-NA EUV Lithography for Large Die Designs	124
<i>Yongchan James Ban, Gangsic Kim, Hosoon Shin</i>	

An Invariant Interconnect Delay Monitoring Circuit for 3D System Scaling	126
<i>Seung-Mo Noh, Kee-Won Kwon</i>	
Enabling Cell Selection Optimization for Non-Traditional CMOS Topologies	128
<i>André Lucas Chinazzo, Norbert Wehn, Sani Nassif</i>	
AlphaAccelerator: An Automatic Neural FPGA Accelerator Design Framework Based on GNNs	130
<i>Jiho Lee, Jieui Kang, Eunjin Lee, Yejin Lee, Jaehyeong Sim</i>	
An Embedded Core of Content-Based Maskable CAM Exploring Longest Prefix Match Fashion	132
<i>Atsushi Ooka, Kazunari Inoue, Takaya Miyazawa</i>	
D-Band Low Noise Amplifier with Improved Linearity in 90-nm BiCMOS9HP Process	134
<i>Seunjae Shin, Yeongmin Jang, Jinho Jeong</i>	
Write Bias Scheme Optimization of Ferroelectric Field-Effect-Transistor (FeFET) Synapse for Accurate On-chip Training	136
<i>Seungmin Kang, Sangwan Kim, Sihyun Kim</i>	
Leveraging Algorithm-Based Fault Tolerance for Propagation Error Detection in NPUs	138
<i>Sihyung Kim, Seokin Hong</i>	
Automorphism Architecture for Bootstrapping Homomorphic Encryption	140
<i>Hanyoung Lee, Hanho Lee</i>	
Design of an Area-Efficient and Error-Reduced CMOS Approximate Adder	142
<i>Novi Prihatiningrum, Jungu Kang, Chanyoung Choi, Yeongkyo Seo</i>	
A 12-28 Gb/s Temperature Compensated PAM-4 Transmitter with 7B4Q Maximum Transition Avoidance and Fractional-Spaced FFE	144
<i>Sua Kim, Jin-Ku Kang</i>	
Enhanced Image Classification Through Layer-Wise Feature Concatenation in Deep Neural Networks	146
<i>Akshay Kumar Sharma, Kyung Ki Kim</i>	
Design of 16-Kb 6T SRAM Supporting Wide Parallel Data Access for Enhanced Computation Speed	148
<i>Jiwon Lee, Hyeonjun Cheon, Ho-Sung Lee, Ik-Hyeon Jeon, Joo-Hyung Chae</i>	
A 16-Kb 1T1C DRAM Supporting Conventional and Compute-in-Memory Access Modes	150
<i>Hyeonjun Cheon, Ho-Sung Lee, Jiwon Lee, Ik-Hyeon Jeon, Joo-Hyung Chae</i>	
Hardware-Aware Network Compression for Hybrid Vision Transformer Via Low-Rank Approximation	152
<i>Beom Jin Kang, Nam Joon Kim, Hyun Kim</i>	
A Low-Noise Capacitively-Coupled Chopper Instrumentation Amplifier with SAR-Assisted Low Current Ripple Reduction Technique	154
<i>Jungkook Jo, Jaehoon Jun</i>	
Implementation of Activation Functions Using Various Approximation Methods	156
<i>Jiho Park, Geon Shin, Hoyoung Yoo</i>	

A 2T1C eDRAM-Based Compute-In-Memory Macro with 8-to-1 Column Multiplexing Scheme for Highly Sparse Binarized Deep Neural Networks	158
<i>Shin-Uk Kang, Seung-Mo Jin, Min-Gwon Song, Dong-Hyun Lee, Woo-Suk Jung, Min-Seong Choo</i>	
An Energy-Efficient Hardware Accelerator for On-Device Inference of YOLOX	160
<i>Kyungmi Kim, Soeun Choi, Eunkyeol Hong, Yoonseo Jang, Jaehyeong Sim</i>	
FB-SKP: Front-Back Structured Kernel Pruning Via Group Convolution Without Increasing Memory	162
<i>Kwanghyun Koo, Hyun Kim</i>	
AI-Assisted Design Automation of Circular and Asymmetric Inductor in CMOS Technology	164
<i>Jin-Won Hyun, Dana Kim, Kyung-Sik Choi, Jae-Won Nam</i>	
Accelerating Embedded WebAssembly Based on FPGA	166
<i>Jinyeol Kim, Raehyeong Kim, Jongwon Oh, Seung Eun Lee</i>	
Si-Backside Side-Channel Leakage Measurement and Simulation	168
<i>Rikuu Hasegawa, Kazuki Monta, Takuya Wadatsumi, Takuji Miki, Makoto Nagata, Lang Lin, Akhilesh Kumar, Norman Chang</i>	
SoC Platform for Heterogeneous Accelerator IPs SoC Development Platform for Evaluation and Demonstration	170
<i>Atsushi Hasegawa, Makoto Ikeda, Ichiro Naka, Kunio Uchiyama</i>	
Opportunities and Challenges of DRAM-Based Computing-in-Memory for AI Accelerator	172
<i>Sangjin Kim, Hoi-Jun Yoo</i>	
Botnet Classification Using Machine Learning	174
<i>Man Ni, Gabriela Mogos</i>	
Design of Automatic Generators for Fibonacci Q- Matrix Based Encryption/Decryption Circuits	176
<i>Tso-Bing Juang, Huang-Sen Chiu</i>	
State of Charge Estimation for Lithium-Ion Batteries Based on Informer-LSTM Hybrid Network	178
<i>Ningfei Song, Nanlin Jin, Jingchen Wang, Jie Zhang, Ka Lok Man, Jeremy S. Smith, Yutao Yue</i>	
Designs of Dual-Band Metamaterials for Near-field Wireless Power Transmission	180
<i>Xiaozhe Ji, Jingchen Wang, Ka Lok Man, Eng Gee Lim, Yutao Yue, Jiafeng Zhou</i>	
DDS-PLL Architecture for Adaptive Beam Steering	182
<i>Gianfranco Avitabile, Ka Lok Man, Claudio Talarico</i>	
Low-Cost Dual-Band Active Transponder for SAR Satellites Calibration	184
<i>Gianfranco Avitabile, Marco Rossano, Ka Lok Man</i>	
Effect of Mutual Information on Chaotic Attractor Classification Accuracy Using Neural Network	186
<i>Masaki Fujita, Yoko Uwate, Yoshifumi Nishio</i>	
Design of Resonant Converter with Genetic- Algorithm Optimization	188
<i>Rintaro Kaneiso, Ayano Komanaka, Yinchun Xie, Yutaro Komiyama, Akihiro Konishi, Kien Nguyen, Hiroo Sekiya</i>	
Wirelength Minimization by Gap Swap-Flip in Gridless Gap Channel Routing	190
<i>Masayuki Shimoda, Atsushi Takahashi</i>	

Study on Reservoir Computing Combining Chaotic Circuits and Periodic Oscillators	192
<i>Ihara Ayase, Yoko Uwate, Yoshifumi Nishio</i>	
Waveform Classification by Two-Layer Reservoir Computing with Van Der Pol Oscillators	194
<i>Yasufumi Kajino, Yoko Uwate, Yoshifumi Nishio</i>	
Enhancing Embedded Super-Resolution Accelerators: Techniques for Hardware Performance Improvement	196
<i>Zhicheng Hu, Liang Chang</i>	
Real-Time Ultrasound Imaging System for Drone and Robotic Applications.....	198
<i>Jinhong Ahn, Silin Chen, Junwei Feng, Hyunseung Lee, Junbeom Park, Hyoungjoon Kim, Jerald Yoo</i>	
Effect of Coupling Strength on Synchronization Phenomena in Chaotic Circuits with Unidirectional Coupling	200
<i>Kohei Suzue, Yoko Uwate, Yoshifumi Nishio</i>	
Analysis of the Synchronization Performance of Wireless Functional Electronic Stimulation Central Pattern Generator	202
<i>Rikuto Nozu, Hiroyuki Torikai</i>	
Implementation of Wireless Spiking Neural Network for Classifications on MNIST Dataset.....	204
<i>Haruto Ota, Jiaying Lin, Ryuji Nagazawa, Kien Nguyen, Hiroo Sekiya, Won-Joo Hwang</i>	
Switching Phenomena by Adding a Memristor to a Chaos Circuit	206
<i>Taishi Segawa, Yoko Uwate, Yoshifumi Nishio</i>	
Synchronization Phenomena in Coupled Van Der Pol Oscillators with Memristor Couplings as Ladder Structure	208
<i>Yukinojo Kotani, Yoko Uwate, Yoshifumi Nishio</i>	
Wafer-Level Packaging Platform for MEMS Sensor Applications	210
<i>Taehyun Kim, Junmo Yang, Chungmo Yang, Sung-Hoon Choa, Hee Yeoun Kim</i>	
Smartphone-Based Road Condition Sensing Using Machine Learning Techniques	212
<i>Luepol Pipanmekaporn, Suwatchai Kamonsantiroj, Ruslee Sutthaweekul, Wilaiporn Lee, Kanabadee Srisomboon</i>	
Rank Reversal Avoiding Algorithm for Modern Cooperative Spectrum Sensing	214
<i>Wilaiporn Lee, Kanabadee Srisomboon</i>	
Machine Learning for Indoor Localization Using CSI Technique.....	216
<i>Wilaiporn Lee, Cattareeya Suwanasri, Luepol Pipanmekaporn, Kanabadee Srisomboon</i>	
Enhancing Event Extraction and Impact Analysis with Knowledge Graph Augmented Transformer.....	218
<i>Kallaya Songklang, Kanabadee Srisomboon, Wilaiporn Lee, Akara Prayote</i>	
A New Service Time Framework for Expressway Toll Lane Capacity Model.....	220
<i>Pattarapon Klaykul, Akara Prayote, Wilaiporn Lee</i>	
Automatic Speech Recognition Techniques for Transcription of Thai Traditional Medicine Texts	222
<i>Jettasit Popun, Wilaiporn Lee, Akara Prayote</i>	
Unseen Named Entity Recognition for Thai Language	224
<i>Watcharet Kuntichod, Wilaiporn Lee, Akara Prayote</i>	

Enhancing Multi-Parent Selection Algorithm Exploiting MPTCP Protocol	226
<i>Adisorn Kheaksong, Wilaiporn Lee, Kanabadee Srisomboon</i>	
A Hierarchical Tree-Structured Control Digital Low Drop-out Regulator with Status-Dumping Mechanism	228
<i>Rau Jiann-Chyi, Wei-Bin Yang, Yu-Lung Lo, Chin-Yuan Shih, Cheng-Kai Lin, Che-Chia Chuang</i>	
A Bandgap Reference with Low TC of 1.363ppm/°C Across Wide Temperature Range for PMICs	230
<i>Minho Seo, Hongil Yoon</i>	
An All-Digital Standard-Cell-Based Resistive-Sensing Display Panel/Chip Crack Detector	232
<i>Hyunwook Lee, Hee-Cheol Joo, Seung Chae Jung, Seunghoon Yi, Young-Ha Hwang</i>	
Power-Efficiency Estimation of Exponential Horn Driver Circuit for Low-power Optical Link.....	234
<i>Daisuke Ito, Masataka Furuta, Yasuhiro Takahashi, Makoto Nakamura</i>	
Phase Locked Loop with Ramp Generator for FMCW LiDAR TX in 28-Nm CMOS.....	236
<i>Dohyun Shin, Jonghyun Kim, Jinwook Burm</i>	
A DLL-Based Three-Step Time-to-Digital Converter for Time-of-Flight Applications.....	238
<i>Xinye Gu, Mingyi Chen</i>	
A Resilient All-Digital PLL Using Ping-Pong Delay Line	240
<i>Hsiang-Kai Teng, Shi-Yu Huang</i>	
Low-Power Frequency-Mode Temperature Sensing Circuit with Subthreshold Operational Amplifier	242
<i>Tzung-Je Lee, Po-Hsuan Hsiao</i>	
Reconfigurable Gaussian Filtering TSP Readout Circuit for Flexible AMOLED Display.....	244
<i>Juwon Ham, Wooseok Jang, Hamin Lee, Sangweun Kim, Dabin Yun, Junseong Kim, Seunghoon Ko</i>	
Signal Shifting-Based Reusable Redundant TSV Structure for Infrastructure TSV.....	246
<i>Donghyun Han, Sunghoon Kim, Sungho Kang</i>	
3T1R Memristor Crossbar Architecture for Diverse Logic Implementation	248
<i>Ikkyum Kim, Heechun Park</i>	
An Efficient Error Correction Method for DMFBs with Node Redundancy Considering Node Levels	250
<i>Suzuki Koki, Shigeru Yamashita</i>	
Calibrating the Dark Count Rate of Single Photon Avalanche Diodes Using Linear Regression	252
<i>Youngmin Cho, Jinwook Burm</i>	
Design of a Low-Cost Stochastic Computing-based Median Filter for Digital Image Processing.....	254
<i>Donghui Lee, Yongtae Kim</i>	
22/16nm High Speed and Area Efficient Automotive Grade STT-MRAM Memory Compiler for 2~128Mb	256
<i>S. Kumar, V. Kumar, A. Antonyan, B. Prickett, U. K. Bobbili, D. Chakraborty, D. Nguyen, S. Sharma, H. Harshul, A. Dang</i>	
A 28-Nm 10.4-fJ/b Cryogenic Embedded DRAM with 3T1C Gain Cell and MBIST at 4-Kelvin	258
<i>Jiawei Zheng, Xinkai Nie, Zhenghang Zhi, Zhidong Tang, Qi Liu, Xufeng Kou, Chixiao Chen</i>	

Kyberator: A High-Efficiency FPGA-Based Multi-Mode CRYSTALS-Kyber Accelerator for Quantum-Resistant Security Applications.....	260
<i>Nhat Nguyen Dinh, Hoai Luan Pham, Vu Trung Duong Le, Tuan Hai Vu, Van Duy Tran, Yasuhiko Nakashima</i>	
A Resource-Efficient Multi-core Multi-thread RISC-V-based System-on-Chip	262
<i>Binh Kieu-Do-Nguyen, Khai-Duy Nguyen, Nguyen The Binh, Tuan-Kiet Dang, Duc-Hung Le, Cuong Pham-Quoc, Ngoc-Thinh Tran, Cong-Kha Pham, Trong-Thuc Hoang</i>	
Effective Data-Width Aware ECC Scheme for HBM.....	264
<i>Seung Ho Shin, Youngki Moon, Byungsoo Kim, Sungho Kang</i>	
Cost-Efficient Partially-Parallel LDPC Decoder Architecture for 50G-PON Standard.....	266
<i>Jeongwon Choe, Youngjoo Lee</i>	
Evaluating the Impact of In-Band ECC on GPU Performance.....	268
<i>Soyoung Park, Jungrae Kim</i>	
Improved Contrast Enhancement Algorithm for Night Vision Systems Using Thermal Camera.....	270
<i>Cheol-Ho Choi, Jeongwoo Cha, Jonnhwan Han, Hyunmin Choi, Jungho Shin</i>	
FPGA Design of a Masked AES Circuit with PPRM-Based S-Box	272
<i>Yuhui Liu, Taosong Zhao, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
Enhancing Efficiency in Computational Intensive Domains Via Redundant Residue Number Systems.....	274
<i>Soudabeh Mousavi, Dara Rahmati, Saeid Gorgin, Jeong-A Lee</i>	
Design of a 3D-IC Based AI-Vision SoC	276
<i>Sangmuk Lee, Jongseung Lee, Jeong-Ho Woo, Jinhong Park</i>	
Analysis and Design of CRC-Based SENT Interface for Future Automotive Applications	278
<i>Esha Muzammal, Saransh Rajjarwal, Min-Chae Kim, Gyung-Su Byun</i>	
An Approximate Multiplier Design Based on Mitchell's Algorithm	280
<i>Xiangyu Li, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
Integration of IP-Cores for the M3 Architecture with Low Area Overhead: Accelerator Support Module	282
<i>Friedrich Pauls, Sebastian Haas, Yogesh Verma</i>	
PEMAC: A Posit EM AC with LDD and Logarithm Approximation.....	284
<i>Hojin Sung, Yeonjoo Nam, Woong Choi</i>	
On-Device Eye Tracking System with Dual Lightweight AI Processor.....	286
<i>Jongwon Oh, Raehyeong Kim, Jinyeol Kim, Seung Eun Lee</i>	
The Hardware Implementation of QARMA-64 with RoCC on FPGA for Memory Encryption.....	288
<i>Hyunjae Park, Jin-Ku Kang, Yongwoo Kim</i>	
System-On-Chip Iot for Smart Poultry Manufacturing	290
<i>Wai Yie Leong, Yuan Zhi Leong, Wai San Leong</i>	
Efficient Hardware Implementation of Nonlinear Activation Function for Inference Model.....	292
<i>Snehit Chunarkar, Samba Raju Chiluveru</i>	

A Novel Area Efficient Approximate Stochastic Computing Approach for Edge Devices	294
<i>Keerthana Pamidimukkala, Kyung Ki Kim, Yong-Bin Kim, Minsu Choi</i>	
A Fully 4-Bit Quantized MobileNet-SSD.....	296
<i>Aeri Kim, Yumi Kim, Eunchong Lee, Minkyu Lee, Sang-Seol Lee</i>	
BS2: Bit-Serial Architecture Exploiting Weight Bit Sparsity for Efficient Deep Learning Acceleration.....	298
<i>Eunseo Kim, Subeang Lee, Chaeyun Kim, Hayoung Lim, Jimin Nam, Jaehyeong Sim</i>	
Resource-Efficient DL Model Inference with Weight Clustering and Zero-skipping	300
<i>Abhishek Yadav, Masahiro Fujita, Binod Kumar</i>	
Fast Performance and Power Profiler for SRAM Compute-In-Memory-based Accelerators.....	302
<i>Lih-Yih Chiou, Hong-Ming Shih, Shun-Hsiu Hsu, Tzung-Jin Tsai</i>	
Simplified Real-Time Categorized Vehicle Counting and Speed Estimation.....	304
<i>Ian Christian B. Fernandez, Percival C. Magpantay, Marc D. Rosales, John Richard E. Hizon</i>	
Error-Resilient Binary Neural Network Inference with Selective Recompute-Based Error Correction.....	306
<i>Gil-Ho Kwak, Tae-Hwan Kim</i>	
Integrating Noise Classification and Speech Enhancement Model for Hearing Aids.....	308
<i>Ying-Hsiu Hung, Yen-Ching Chang, Shin-Chi Lai, Wen-Ho Juang, Ming-Hwa Sheu, Jeng-Dao Lee</i>	
Integrating CNN and RCE Networks for Efficient On-Device Image Classification.....	310
<i>Kyou Jung Son, Seokhun Jeon, Byung-Soo Kim</i>	
A Hybrid Precision Network with Efficient Processing Elements for 3D Hand Pose Estimation.....	312
<i>Jaehyeon So, Jong Hwan Ko</i>	
Strategic Improvements in CNN Accelerators: Optimizing PE Utilization for MobileNetV2	314
<i>Eunchong Lee, Sang-Seol Lee, Minkyu Lee, Kyungho Kim, Sung-Joon Jang</i>	
Autoencoder-Based Knowledge Distillation for Quantized YOLO Detector.....	316
<i>Yugwon Seo, Jin-Ku Kang, Yongwoo Kim</i>	
Row-Efficient Pruning for In-Memory Convolutional Weight Mapping	318
<i>Johnny Rhe, Jong Hwan Ko</i>	
An Im2col Architecture Using the Benes Network for Deep Learning Hardware Accelerators	320
<i>Sanghyun Kim, Kyungho Kim, Yumi Kim, Aeri Kim, Sung-Joon Jang</i>	
C-AFA: A Conditionally Approximate Full Adder for Efficient DNN Inference in CIM Arrays.....	322
<i>Juhong Park, Jong Hwan Ko</i>	
Lightweight DL-Based Drone Image Classification for Surveillance Applications	324
<i>Abhishek Yadav, Masahiro Fujita, Binod Kumar</i>	
Tailoring Backbone Architectures for SSD	326
<i>Amrita Rana, Kyung Ki Kim</i>	

LogicEdu: Enhancing Computational Logic Understanding Through Web-Based Boolean Logic Simplification Tool	328
<i>Longfan Li, Chao Wang, Wangzilu Lu, Yuhang Zhang, Leilai Shao, Yanan Sun, Jian Zhao, Yongfu Li</i>	
A 60 GHz CMOS OOK Receiver with 7.7 GHz Bandwidth for Wireless Proximity Communication	330
<i>Sijin Jang, Gunwoo Jeong, Hwayoung Jeong, Hyunchol Shin</i>	
INC: in Channel Crossing ECC for LPDDR Compression Attached Memory Module	332
<i>Yoonyul Yoo, Jungrae Kim</i>	
Low-Cost SDR-based Reader for Chipless Sensor Tag	334
<i>T. Sukapan, P. Tambanjong, R. Sutthaweekul, P. Vanichchanunt, S. Paripurana, W. Saelee, A. Marindra</i>	
Detecting and Assignment of Unexpected Tasks in SoC Design Process Using Genetic Programming	336
<i>Adam M Górski, Maciej Ogorzalek</i>	
Timing Analysis with Analytical Sensitivity	338
<i>Jan Lappas, Norbert When, Sani Nassif</i>	
Double-Row Flip-flop Design Under Advanced Technology and Its IC-Level Effects	340
<i>Yoonjae Lee, Heechun Park</i>	
Optimized Instruction Set Architecture for Programmable Memory Test Pattern Generation	342
<i>Seokmin Park, Jewoo Park, Young-Woo Lee</i>	
Optimized Multiplier Architecture: Integrating Det/Pre-Encoder and Compound Gate	344
<i>Daseul Moon, Jisoo Lee, Woong Choi</i>	
Production-Oriented Design for High Parallel Test Efficiency	346
<i>Jaehwan Shin, Young-Woo Lee</i>	
High Quality Power-Aware Verification of Mixed Signal Designs Using UPF Checkers	348
<i>Gokul T, Ajay B S, Raveendranathreddy P</i>	
Device Parameter Extraction Method for Training Performance Predicting Models	350
<i>Minjeong Kim, Taehoon Kim, Woo-Seok Choi</i>	
Analysis of Test Environment Configuration for High-Speed Link Chip Measurement	352
<i>Yunseong Jo, Hyuntae Kim, Jaeduk Han</i>	
A Discrete Multitone Wireline Transceiver with Clipping Ratio Optimization for ADC-Based High-Speed Serial Links	354
<i>Seoyoung Jang, Jaewon Lee, Yujin Choi, Donggeon Kim, Gain Kim</i>	

Author Index