2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO 2024)

Austin, Texas, USA
2-6 November 2024

Pages 1-839

IEEE Catalog Number: CFP24071-POD
ISBN: 979-8-3503-5058-6

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24071-POD
ISBN (Print-On-Demand):	979-8-3503-5058-6
ISBN (Online):	979-8-3503-5057-9
ISSN:	1072-4451

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)

MICRO 2024

Table of Contents

Session 1C: Security Architecture

Session 2A: Simulation

Session 2B: Compiler Techniques/Optimizations

Session 2C: Reliability and Fault Tolerance

Session 3A: GPU Microarchitecture I

Session 3B: Security: Accelerators and Cryptography

Session 3C: Open-Source Hardware/Hardware Design Tools

Session 4A: CPU Microarchitecture I

Session 4B: Accelerators for ML

Session 4C: Processing in/near Memory I

Session 5A: GPU Synchronization/Concurrency

Session 5B: Quantum

Session 5C: Debugging Correctness/Performance

Session 6A: Cache Coherence

Session 6B: Networks-on-Chip

Session 6C: Rowhammer

Session 7A: Memory

Session 7B: GPU Microarchitecture II

Session 7C: Neuromorphic Processors & SNN

Session 8A: Side-Channel Attacks/Defenses

Session 8B: Dataflow & Recommendation Systems

Session 8C: SRC Competition Presentations

Session 9A: Accelerators for Sparsity & GNN

Session 9B: Processing in/near Memory II

Session 9C: Reconfigurable Architectures

Session 10A: CPU Microarchitecture II

Session 10B: Large Language Models

Session 10C: Storage Systems and CXL

Session 11A: Emerging Technologies/Applications

Session 11B: FPGA Architectures and Accelerators

Session 11C: Processing in/near Memory III