

# **2024 IEEE Nordic Circuits and Systems Conference (NorCAS 2024)**

**Lund, Sweden  
29-30 October 2024**



**IEEE Catalog Number: CFP24828-POD  
ISBN: 979-8-3315-1767-0**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24828-POD
ISBN (Print-On-Demand):	979-8-3315-1767-0
ISBN (Online):	979-8-3315-1766-3

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

Enhanced Mixer-First Receiver using Series Switch N-Path Passive Mixer for Millimeter-Wave 5G Applications.....	1
<i>Fatemeh Abbassi, Timm Ostermann, Christoph Wagner</i>	
FPGA-Based Hardware Acceleration for Deep Learning in Mobile Robotics .....	6
<i>Yasir Al-Ameri, Ming Nguyen, Tomi Westerlund</i>	
FPGA-Based Resource Efficient High Throughput Object Detection using Pipelined CNN and Custom SSD .....	13
<i>Rashed Al Amin, Roman Obermaisser</i>	
Compact and Efficient Switching Power Amplifier for Micro-NMR Applications.....	18
<i>Mohammed Al Shihabi, Natachai Terawatsakul, Alireza Saberhari</i>	
RV-ProViler: Evaluating RISC-V ISA for Application-Specific Requirements .....	24
<i>Muhammad Ali, Ensieh Aliagha, Mahmoud Elnashar, Diana Göhringer</i>	
Highly Linear On-Chip Delay Generator for a Depth Profiling CMOS SPAD Raman Sensor .....	31
<i>Belal M. Amin, Ilkka Nissinen</i>	
Quantitative Evaluation on the Limits of SORN Arithmetic Hardware Circuits .....	37
<i>Moritz Bärthel, Nils Hülsmeier, Jochen Rust, Steffen Paul</i>	
On the Optimal Design of Integrated AC-DC Converters for Energy Harvesting.....	42
<i>Luca Bellemo, Giorgio Spiazzi, Andrea Bevilacqua</i>	
Automated Intrinsic Support for ISA Extensions: Enhancing Software Generation for RISC-V and Beyond .....	48
<i>Mayuri Bhadra, Stephanie Ecker, Daniel Albert, Ravindra Ramaiah, Sebastian Prebeck, Wolfgang Ecker</i>	
High-Sensitivity Hybrid Compensated RF-To-DC Converter for Low-Power RFEH Applications .....	55
<i>Wei Cao, Alireza Saberhari, Atila Alvandpour</i>	
Design of Single-Bit Switched-Capacitor $\Delta\Sigma$ Modulators Employing Fast-Settling Techniques .....	61
<i>Alessandro Catania, Francesco Gagliardi, Michele Dei</i>	
Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis.....	68
<i>Sergei Devadze, Christine E. Nielsen, Dmitri Mihhailov, Peeter Ellervee</i>	
A 10 Gb/s Low-Power Single-Ended Linear Equalizer for DRAM Interfaces.....	75
<i>Mohammadreza Esmaeilpour, Jan Lappas, Christian Weis, Norbert Wehn</i>	
On the Efficiency Enhancement of Voltage Mode Digital Doherty Power Amplifiers .....	81
<i>Edoardo B. Fietta, David Seebacher, Davide Ponton, Andrea Bevilacqua</i>	
Hardware Acceleration of Molecular Property Graph Prediction on a Heterogeneous Edge Platform .....	86
<i>Mahdieh Grailoo, Tooraj Nikoubin, Jose Nunez-Yanez</i>	
Trustworthy Silicon: An MPSoC for a Secure Operating System .....	92
<i>Sebastian Haas, Christopher Dunkel, Friedrich Pauls, Mattis Hasler, Yogesh Verma</i>	

Design Space Exploration of Dynamically Reconfigurable Network-On-Chip Architectures with Multiobjective Evolutionary Algorithms .....	99
<i>Julian Haase, Najdet Charaf, Alexander Groß, Diana Göhringer</i>	
Joint CPU-FPGA Hardware-Aware Quantized Training of Graph Convolutional Networks .....	106
<i>Olle Hansson, Oscar Gustafsson, Jose Nunez-Yanez</i>	
Multi-Stream FFT Architectures for a Distributed MIMO Large Intelligent Surfaces Testbed .....	113
<i>Mikael Henriksson, Hugo Winbladh, Oscar Gustafsson</i>	
Cycle Count Estimation of VLIW Processors using Machine Learning .....	119
<i>Kari Hepola, Jatan Shrestha, Joonas Multanen, Vivienne Wang, Joni Pajarinen, Pekka Jääskeläinen</i>	
Fully Automatic Compiler Retargeting and CV-X-IF Hardware Interface Generation for RISC-V Custom Instructions .....	126
<i>Kari Hepola, Tharaka R. Arachchige, Joonas Multanen, Pekka Jääskeläinen</i>	
Indoor Positioning using Distributed MIMO: Processing Architecture and FPGA Implementation .....	133
<i>Dumitra Iancu, Lina Tinnerberg, Ove Edfors, Liang Liu</i>	
Processor Vulnerability Detection with the Aid of Assertions: RISC-V Case Study .....	139
<i>Mohammad R. H. Iman, Sallar Ahmadi-Pour, Rolf Drechsler, Tara Ghasempouri</i>	
Improving Reliability in Network-On-Chip with Trust-Based Adaptive Routing Approaches .....	146
<i>Sebastian Jaster, Julian Haase, Diana Göhringer, Elke Franz</i>	
A 0.00027 mm <sup>2</sup> 1.2V 0.089pJ/bit 10Gbps 41.6 GHz Standard-Cell-Based Passive-Less Wireless OOK Transmitter with On-Chip Antenna in 12nm FinFET .....	153
<i>Hiroaki Kitaike, Hironori Tagawa, Masaya Kaneko, Jin Nakamura, Shufan Xu, Ruilin Zhang, Kunyang Liu, Hiroki Wakatsuchi, Kyoya Takano, Hirofumi Shinohara, Kiichi Niitsu</i>	
Fully Automated Implementation of Reservoir Computing Models on FPGAs for Nanosecond Inference Times .....	159
<i>Fabian C. Legl, Jonas Kantic</i>	
Towards Modularity of the Rust RTIC Real-Time Scheduling Framework .....	166
<i>Zakaria Madaoui, Henri Lunnikivi, Pawel Dzialo, Per Lindgren</i>	
QoS-Aware Dynamic Frequency Scaling for Mixed-Critical Systems Based on Shielded Reinforcement Learning .....	173
<i>Florian Maurer, Michael Meidinger, Yiming Lu, Thomas Hallermeier, Anmol Surhonne, Thomas Wild, Andreas Herkersdorf</i>	
Tywaves: A Typed Waveform Viewer for Chisel .....	179
<i>Raffaele Meloni, H. Peter Hofstee, Zaid Al-Ars</i>	
ZuSE-KI-Mobil AI Chip Design Platform: An Overview .....	185
<i>Shaown Mojumder, Simon Friedrich, Emil Matúš, Gerhard Fettweis, Matthias Lueders, Martin Friedrich, Oliver Renke, Holger Blume, Julian Hoefer, Patrick Schmidt, Juergen Becker, Darius Grantz, Markus Kock, Jens Benndorf, Nael Fasfous, Pierpaolo Mori, Hans-Joerg Voegel, Samira Ahmadifarsani, Leonidas Kontopoulos, Ulf Schlichtmann, Kay Bierzynski</i>	
Leveraging Dynamic Range Analysis for Efficient Post-Training Quantization in Graph Convolutional Networks .....	192
<i>Hadi M. Jeddi, Mahdieh Grailoo, Jose Nunez-Yanez</i>	

MMIC Design for Radiometer Receiver at 240 GHz in 0.13 $\mu\text{m}$ SiGe BiCMOS Technology .....	199
<i>M. Najmussadat, Y. Tawfik, R. Ahamed, M. Varonen, D. Parveg, A. Lamminen, P. Pursula, K. A. I Halonen</i>	
Design of a Karatsuba Multiplier to Accelerate Digital Signature Schemes on Embedded Systems .....	204
<i>Pablo Navarro-Torrero, Eros Camacho-Ruiz, Macarena C. Martínez-Rodríguez, Piedad Brox</i>	
Adaptive Quantization of Graph Convolutional Networks with Hardware-Aware On-Device Training .....	211
<i>Jose Nunez-Yanez</i>	
Hardware Solutions for Eliminating Context Switching Latency in Processor-Based Hard Real-Time Systems .....	218
<i>Antti Nurmi, Abdesattar Kalache, Timo D. Hämäläinen</i>	
VLSI Integration of a RO-Based PUF into a 65 nm Technology .....	224
<i>Pau Ortega-Castro, Felipe Rojas-Muñoz, Jose M. Mora-Gutiérrez, Piedad Brox, Macarena C. Martínez-Rodríguez</i>	
AMPER-X: Adaptive Mixed-Precision RISC-V Core for Embedded Applications .....	231
<i>Ahmad Othman, Ahmed Kamaleldin, Diana Göhringer</i>	
Analysis and Design of a Reconfigurable RF-DC Rectifier for RF Energy Harvesting Systems .....	238
<i>André F. Ponchet, Javad B. Asli, Alireza Saberhari, César Casañas, Atila Alvandpour, Ingemar Söderquist, Osamu Saotome</i>	
A Clock Duty Cycle Correction Circuitry for Ultra-Wide Frequency Range using Nested Loops .....	244
<i>R. G. Raghavendra, Kamlesh Singh, Milind G. Agrawal</i>	
Hardware-Accelerated Compression Core on RISC-V for Online-BCG Data Reduction.....	251
<i>Kazi M. A. Rahman, Abdelrahman N. A. Ahmed, Görschwin Fey, Ulf Kulau</i>	
Implementation of the Tagged Geometric History Length Access Interval Predictor .....	257
<i>Viktor Razilov, Emil Matúš, Gerhard Fettweis</i>	
On-Chip READ and WRITE Circuits for Multi-Bit Ferroelectric Tunnel Junction Memory .....	261
<i>John Reuben, Suzanne Lancaster, Dietmar Fey, Stefan Slesazek</i>	
Exploiting SORN-Arithmetic for Efficient Cross Correlation in Low-Complexity FPGAs .....	267
<i>Jochen Rust, Marvin Henkel, Nils Hülsmeier, Moritz Bärthel, Steffen Paul</i>	
A Systematic Comparison of Side-Channel Countermeasures for RISC-V-Based SoCs .....	272
<i>Abolfazl Sajadi, Nusa Zidaric, Todor Stefanov, Nele Mentens</i>	
Radiation-Hardening-By-Design Triple Modular Redundancy Flip-Flop with Self-Correction .....	279
<i>Oliver Schrape, Anselm Breitenreiter, Li Lu, Marko Andjelkovic, Ernesto Pun-Garcia, Marisa López-Vallejo, Miloš Krstic</i>	
RISC-V Triplet: Tapeouts for Security Applications .....	283
<i>Jonas Schupp, Patrick Karl, Jens Nöpel, Alexander Hepp, Tim Music, Georg Sigl</i>	
Novel Circuit for In-Memory Computing Within STT-RAM Memory Blocks .....	289
<i>Pegah Shafaghi, Yasser Rezaeiyan, Sonal Shreya, Farshad Moradi, Hooman Farkhani</i>	
Inter-Node Communication in Multi-FPGA-Based Computational Neuroscience Simulators: PHY-to-Link .....	295
<i>Vida Sobhani, Jan Lorenz, Tobias Gemmeke</i>	

Towards a General Compilation Approach for On-Device Training in Embedded Systems .....	302
<i>Iuliia Topko, Tanja Harbaum, Juergen Becker</i>	
An On-Chip Digital Aging Sensor Circuit Utilizing Leakage-Current Based Charge Accumulation .....	309
<i>Kimiyoshi Usami, Mina Fukushima, Songxiang Wang, Kaito Nagai</i>	
A 505nW Programmable NanoController in 22 nm FDSOI-CMOS for Autonomous Ultra-Low-Power Mixed-Signal SoCs .....	315
<i>Moritz Weißbrich, Alexander Meyer, Adilet Dossanov, Vadim Issakov, Guillermo Payá-Vayá</i>	
A 2 Hz, 1.2-2 V, 0.22-9 nW, 0.007 mm <sup>2</sup> 65 nm CMOS Multiple- Output Down-Converter-Less Clock Generator using Stacked an Oscillator and Frequency Dividers for Scaling-Friendly IoTs.....	321
<i>You Wu, Kei Awano, Kento Okamura, Teruaki Ono, Kohei Sakamoto, Hiroaki Kitaike, Hironori Tagawa, Jin Nakamura, Masaya Kaneko, Yuta Kimura, Hiroaki Nakamura, Shufan Xu, Ruilin Zhang, Kunyang Liu, Hirofumi Shinohara, Kiichi Niitsu</i>	

**Author Index**