

2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2024)

**Didcot, United Kingdom
8-10 October 2024**



**IEEE Catalog Number: CFP24078-POD
ISBN: 979-8-3503-6689-1**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24078-POD
ISBN (Print-On-Demand):	979-8-3503-6689-1
ISBN (Online):	979-8-3503-6688-4
ISSN:	2576-1501

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Range Restriction to Harden CNNs Against Hardware Faults: A Broad Empirical Analysis.....	1
<i>Cristiana Bolchini, Luca Cassano, Antonio Miele, Dario Passarello</i>	
Impact of Image Sensor Input Faults on Pruned Neural Networks for Object Detection.....	7
<i>Yizhi Chen, Wenyao Zhu, Dejiu Chen, Omar Mohammed, Parthib Khound, Zhonghai Lu</i>	
Towards Biology-Inspired Fault Tolerance of Neuromorphic Hardware for Space Applications	13
<i>Shadi Matinizadeh, Sarah Johari, Arghavan Mohammadhassani, Anup Das</i>	
An AI-Assisted Connection Weight Prediction for Regression Testing of Integrated Circuits.....	20
<i>Abishaan Ravikumar, Xiaohan Yang, Rajendra Prasad, Rajanataraj Sivaraj, Alexander Rast, Abusaleh Jabir</i>	
BayWatch: Leveraging Bayesian Neural Networks for Hardware Fault Tolerance and Monitoring.....	26
<i>Julian Hoefler, Matthias Stammler, Fabian Kreß, Tim Hotfilter, Tanja Harbaum, Juergen Becker</i>	
Zero-Memory-Overhead Clipping-Based Fault Tolerance for LSTM Deep Neural Networks	32
<i>Bahram Parchekani, Samira Nazari, Mohammad Hasan Ahmadilivani, Ali Azarpeyvand, Jaan Raik, Tara Ghasempouri, Masoud Daneshthalab</i>	
Inferred Fault Models for RISC-V and Arm: A Comparative Study	36
<i>Ihab Alshaer, Ahmed Al-Kaf, Valentin Egloff, Vincent Berouille</i>	
Image Degradation Due to Interacting Hot Pixels and SEUs	42
<i>Glenn H. Chapman, Alireza Farahmandpour, Amit Chakma, Israel Koren, Zahava Koren</i>	
A Novel Digitisation Method for Pulse Switchable Memristive Chemical Sensors.....	48
<i>Meenakshi Devi, Saurabh Khandelwal, Marek Vidiš, Tomas Plecenik, Abusaleh Jabir</i>	
Implementation and Reliability Evaluation of a ChaCha20 Stream Cipher Hardware Accelerator	54
<i>Wesley Grignani, Khalil G. Q. Santana, Douglas A. Santos, Luigi Dillo, Douglas R. Melo</i>	
Digital Generation of RF Phase-Modulated Test Stimuli: Application to BPSK Modulation Scheme	58
<i>K. Tahraoui, R. Burelle, T. Vayssade, F. Lefevre, L. Latorre, F. Azaïs</i>	
A Flexible FPGA-Based Test Equipment for Enabling Out-Of-Production Manufacturing Test Flow of Digital Systems	64
<i>Nicola Di Gruttola Giardino, Francesco Angione, Paolo Bernardi, Tommaso Foscale, Claudia Bertani, Vincenzo Tancorre</i>	
Large Language Model-Based Optimization for System-Level Test Program Generation	70
<i>Denis Schwachhofer, Peter Domanski, Steffen Becker, Stefan Wagner, Matthias Sauer, Dirk Pflüger, Ilia Polian</i>	
An Automated and Effective Approach for SBST Generation Targeting RISC-V CPUs	76
<i>Endri Kaja, Nicolas Gerlin, Jad Al Halabi, Ares Tahiraga, Sebastian Prebeck, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker</i>	
A Low Power Oriented Multiple Target Test Generation Method for 2-Cycle Gate-Exhaustive Faults	80
<i>Toshinori Hosokawa, Momona Mizota, Masayoshi Yoshimura, Masayuki Arai</i>	

A Structural Testing Approach for SRAM Address Decoders using Cell-Aware Methodology.....	86
<i>X. Xhafa, E. Faehn, P. Girard, A. Virazel</i>	
Special Session: Security and RAS in the Computing Continuum.....	90
<i>Martí Alonso, David Andreu, Ramon Canal, Stefano Di Carlo, Odysseas Chatzopoulos, Cristiano Chenet, Juanjo Costa, Andreu Girones, Dimitris Gizopoulos, George Papadimitriou, Enric Morancho, Beatriz Otero, Alessandro Savino</i>	
RAPPER: Robust and APProximate ERror Tolerating Communication.....	96
<i>Somayeh Sadeghi-Kohan, Sybille Hellebrand, Hans-Joachim Wunderlich</i>	
Optimizing Waveform Accurate Fault Attacks using Formal Methods	102
<i>Devanshi Upadhyaya, Ilia Polian</i>	
Malware Detection on Linux using Runtime Opcode Tracing	108
<i>Martí Alonso, Juan José Costa, Enric Morancho</i>	
Special Session: Impact of Compiler Optimizations on the Reliability of a RISC-V-Based Core	114
<i>Pegdwende Romaric Nikiema, Marcello Traiola, Angeliki Kritikakou</i>	
An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security (Special Session Paper)	120
<i>Elia Lazzeri, Bruno Endres Forlin, Gianluca Furano, Marco Ottavi, Luca Cassano</i>	
Special Session: Reliability and Performance Evaluation of a RISC-V Vector Extension Unit for Vector Multiplication.....	126
<i>Carolina Imianosky, Douglas A. Santos, Douglas R. Melo, Felipe Viel, Luigi Dilillo</i>	
Special Session: Software-Based Self-Test Generation for RISC-V – Stuck-At Generation, Functional Cell-Aware Untestability, and FPGA Demonstration –	132
<i>Tobias Faller, Nikolaos I. Deligiannis, Riccardo Cantoro, Matteo Sonza Reorda, Bernd Becker</i>	
Special Session: A Mixed Simulation-, Emulation-, and Formal-Based Fault Analysis Methodology for RISC-V	138
<i>Endri Kaja, Nicolas Gerlin, Ares Tahiraga, Jad Al Halabi, Sebastian Prebeck, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker</i>	
Special Session: In-Field ML-Assisted Intermittent Fault Localization and Management in RISC-V SoCs	144
<i>Hardi Selg, Konstantin Shubin, Anton Tsertov, Maksim Jenihhin, Peeter Ellervee, Jaan Raik</i>	
Exploring Total Ionizing Dose Radiation Effects Across Generations of NVIDIA Jetson Devices: A Comparative Analysis.....	150
<i>Ivan Rodriguez-Ferrandez, Maris Tali, Leonidas Kosmidis, Alessandra Costantino, David Steenari</i>	
An Enhanced Fault Injection Framework for FPGA-Based Soft-Cores.....	156
<i>Tijmen T. Smit, Bruno Endres Forlin, Kuan-Hsun Chen, Ioanna Souvatzoglou, Mihalis Psarakis, Marco Ottavi</i>	
Using High-Level Profiling Data to Early Assess the Robustness of Digital Systems.....	162
<i>Luc Noizette, Florent Miller, Yuri Helen, Régis Leveugle</i>	
Reliability Analysis of a Low-Cost CCSDS 123 Hyperspectral Image Compressor.....	168
<i>Wesley Grignani, Douglas A. Santos, Luigi Dilillo, Douglas R. Melo</i>	

Dependable Systems and AI in Critical Infrastructures: A Case Study in European Earth Observation Missions	172
<i>Valentina Zancan, Filomena Decuzzi, Gianluca Furano, Lorenzo Canese</i>	
Safe Satellite Electronics Design Utilizing COTS Components, FDIR Techniques, LCL Protections, and Thorough Qualifications	178
<i>Bojan Kotnik, David Selcan, Matic Erker, Tomaž Rotovnik, Dejan Gacnik, Gianluca Furano, Iztok Kramberger</i>	
Special Session: Exploring the Potential of Versal ACAP: Advancing Onboard Edge AI for Spacecraft	182
<i>Carlo Ciancarelli, Davide Di Ienno, Renato Trois, Luca Scandelli, Catriel De Biase, Paolo Serri, Antonio Leboffe, Dario Pascucci, David Steenari, Gianluca Furano</i>	
Special Session: SE-UVM, an Integrated Simulation Environment for Single Event Induced Failures Characterization and Its Application to the CV32E40P Processor	187
<i>Marcello Barbirotta, Marco Angioli, Antonio Mastrandrea, Francesco Menichelli, Abdallah Cheikh, Mauro Olivieri</i>	
Special Session: Testing of Digital Computing-In Memories with MAC Function	193
<i>Jin-Fu Li</i>	
Special Session: Overcoming Transient Faults and Aging Effects in Digital Computing-In-Memory Architectures: Detection, Tolerance, and Mitigation Strategies	198
<i>Yu-Guang Chen, Ting-Yi Wu</i>	
Special Session: Enhancing Reliability in Digital Computing-In-Memory Architectures Through Approximation and Fault Tolerance Methods	204
<i>Shih-Hsu Huang, Chih-Li Hsiao, Wei-Che Cheng</i>	
Special Session: Architecture-Level DCIM Technologies for Edge AI Computing Applications	210
<i>Chun-Lung Hsu, Hsuan-Yu Chen, Yi-Lin Chen</i>	
Dual-Modular-Redundancy Voting Circuits for Single-Event-Transient Mitigation.....	216
<i>Marcello Barbirotta, Marco Angioli, Antonio Mastrandrea, Francesco Menichelli, Abdallah Cheikh, Mauro Olivieri</i>	
A Novel Self-Repair Mechanism for Tiled Matrix Multiplication Unit	222
<i>Chandra Sekhar Mummidi, Sandeep Bal, Sandip Kundu</i>	
An Effective TMR Approach for Low-Latency Configurable-Accuracy Adders	228
<i>Ioannis Tsounis, Dimitris Agiakatsikas, Mihalis Psarakis</i>	

Author Index