

# **2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2024)**

**Volos, Greece  
2-5 July 2024**



**IEEE Catalog Number: CFP2410S-POD  
ISBN: 979-8-3503-5193-4**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2410S-POD
ISBN (Print-On-Demand):	979-8-3503-5193-4
ISBN (Online):	979-8-3503-5192-7
ISSN:	2575-4874

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

Ponderous: A Performance-Driven Analog IC Placement Optimizer Leveraged by a ML Pipeline.....	1
<i>Ricardo Martins, António Gusmão, Rafael Vieira, Fábio Passos, Nuno Lourenço, Nuno Horta</i>	
A Hardware Efficient Digital DAC Linearization Topology for Delta-Sigma ADCs.....	5
<i>Jesko Flemming, Timon Rogge, Bernhard Wicht, Pascal Witte</i>	
Low-Power 9.6-11GHz and 10.8-12GHz VCOs Designed for a 2.5/5GHz TRx Using High-Q Inductors Synthesized with ML Techniques.....	9
<i>Fábio Passos, Ricardo Martins, Nuno Lourenço</i>	
Bidirectional CAN-Interface Using Inductive Transmission.....	13
<i>Arne von Zedlitz-Neukirch, David Bierbuesse, Renato Negra</i>	
Frontend-Backend Integrated Circuit Device Linking Using Machine Learning Algorithms.....	17
<i>Ingrid Kovacs, Bianca Cărbunescu-Stoiculescu, Marina Ţopa, Andi Buzo, Emilian David, Georg Pelz</i>	
Procedural Design, Verification and Implementation Framework for Analog Amplifiers.....	21
<i>Veeti Lahtinen, Santeri Porrasmäa, Marko Kosunen, Jussi Ryyänen</i>	
Multiple Output Modelling of Integrated Circuits Behavior Using an Active Learning Approach.....	25
<i>Vasile Grosu, Emilian David, Liviu Goras, Georg Pelz</i>	
ANN-Based Analog/RF IC Synthesis Featuring Reinforcement Learning-Based Fine-Tuning.....	29
<i>Hakan Taşkıran, Enes Sağlıcan, Engin Afacan</i>	
Fast ML-Driven Analog Circuit Layout Using Reinforcement Learning and Steiner Trees.....	33
<i>Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, Husni Habal</i>	
Analog Circuit Classification Using Graph Convolution Networks.....	37
<i>Vishnu Pathak, Karthik Salian, Husni Habal, Marco De Maina</i>	
Design and Development of a Linear Adaptive Equalizer Used for High Data-Rate Satellite Receivers Based on CCSDS 131.2-B Standard.....	41
<i>Nico Corsinovi, Emanuele Pagani, Roberto Ciardi, Matteo Bertolucci, Luca Fanucci</i>	
A Novel Simulations Scheduler for Automated Circuit Sizing Algorithms.....	45
<i>Cătălin Vişan, Dan Curăvale, Georgian Nicolae, Mihai Boldeanu, Horia Cucu, Andi Buzo</i>	
Set the Clock: A Synthesizable Clock Manager.....	49
<i>Jonas Lienke, Florian Kögler, Eric Schäfer, Georg Gläser</i>	
A New Metric Measuring Steering Accuracy of Digitally Controlled Phase Shifters.....	53
<i>Francisco Aznar, Uxua Esteban-Eraso, Antonio D. Perez-Martinez, Santiago Celma</i>	
Formal Verification of Nonlinear Analog Circuits Using State Space-Based Model Order Reduction.....	57
<i>Yasmine Abu-Haeyeh, Lars Hedrich</i>	
Carry-Chain Based Ring Oscillator Design for Temperature Sensing on FPGAs.....	61
<i>Fanny Spagnolo, Pasquale Corsonello</i>	
Area-Aware Logic Mapping for MAGIC Based In-Memory Computing.....	65
<i>Jiaxiang Pan, Zhufei Chu</i>	

Two Stage Diode-String Architecture for Ultra-Low Power Digital to Analog Converters .....	69
<i>Andreas Tsioungkos, Moschos Antoniadis, Vasilis F. Pavlidis</i>	
An Open-Source ANN-Based Analog/RF Intellectual Property for SkyWater130nm Technology .....	73
<i>Enes Sağlıcan, Engin Afacan</i>	
Method, Test Procedure and System for the Experimental Characterization of Power Inductors .....	77
<i>Giulia Di Capua, Nicola Femia, Nunzio Oliva, Luca De Guglielmo</i>	
Algorithm-Based Wide-Band Impedance Matching Network Synthesis and Optimization .....	81
<i>A. Michailidis, T. Noulis</i>	
Optimizer-Free Sizing of OpAmps Leveraging Structural and Functional Properties .....	85
<i>Markus Leibl, Helmut Graeb</i>	
Battery Temperature Prediction in Electric Vehicles Using Bayesian Regularization .....	89
<i>R. Alp Akpınar, Sreekar Achanta, Abbas Fotouhi, Hanwen Zhang, Daniel J. Auger</i>	
Mitigating Power and Process Variation for Analog CIM Design Migration .....	93
<i>Shih-Han Chang, Shih-Yu Chen, Chun-Wen Yang, Hau-Wei Huang, Yu-Cheng Yang, Wei-Liang Chen, Chien-Nan Liu, Hung-Ming Chen</i>	
Analysis of Capacitive Coupling and Crosstalk in the PCB of Switch-Mode Power Supplies .....	97
<i>Giulia Di Capua, Antonio Maffucci, Nicola Femia, Andrea Gaetano Chiariello</i>	
Effective Routing Probability Maps Via Convolutional Neural Networks for Analog IC Layout Automation .....	101
<i>Diogo Peneda, Filipe Azevedo, Nuno Lourenço, Nuno Horta, Ricardo Martins</i>	
Optimization-Based Bit Selection Technique to Improve the Reliability of PUFs .....	105
<i>F. De Los Santos-Prieto, F. J. Rubio-Barbero, R. Castro-Lopez, E. Roca, F.V. Fernandez</i>	
Harvesting RTN for True Random Number Generators and Physical Unclonable Functions .....	109
<i>F. J. Rubio-Barbero, F. de Los Santos-Prieto, R. Castro-Lopez, E. Roca, F.V. Fernandez</i>	
Low-Power Encoding for PAM-3 DRAM Bus .....	113
<i>Jonghyeon Nam, Jaeduk Han, Hokeun Kim</i>	
Towards a Digital Twin of a Time-Dependent Variability Characterization Laboratory .....	117
<i>J.M. Gata-Romero, E. Roca, R. Castro-Lopez, F.V. Fernandez</i>	
Design of a Two-Stage Miller-Compensated Operational Amplifier Using an EDA Tool-Centered Approach .....	121
<i>Yijia Hao, Miguel Gandara, Srinjoy Mitra, Sandy Cochran, Bo Liu</i>	
Integrating Multiple Knowledge-Based Automation Methodologies into the A/MS IC Design Flow .....	125
<i>Benjamin Prautsch, Ralf Sommer, Jürgen Scheible, Uwe Eichler, Lorenz Renner, Till Moldenhauer, Matthias Schweikardt, Yannick Uhlmann</i>	
A Learning-Based Method for Performance Optimization of Timing Analysis .....	129
<i>Anastasis Vagenas, Dimitrios Garyfallou, Nestor Evmorfopoulos, George Stamoulis</i>	
A PWM-SAR ADC with Asynchronous Control Unit for Mixed-Signal Accelerators .....	133
<i>Michele Caselli, Andrea Boni, Stefano Caselli</i>	

Proposal and Implementation on Smartphone of a PUF Using Accelerometers and Gyroscopes .....	137
<i>Raúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Díez-Señorans, Abel Naya, Santiago Celma</i>	
Towards the Implementation of a Strong PUF Using Generalized Galois Ring Oscillators .....	141
<i>Raúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Díez-Señorans, Santiago Celma</i>	
Photo Diode Amplifier Design for Applications in MIMOS II for Space Exploration.....	145
<i>Mohammad Beyki, Justus Pawlak, Robert Patzke, Franz Renz</i>	
DTCO for Fast STT-MRAM Periphery Operation.....	149
<i>Ahmed Hossam-Eldeen, Bowen Wang, Priyanka Pandey, Marie Garcia Bardon, Fernando Garcia Redondo</i>	
Propagation Delay Estimation for Mixed-Signal Modeling of Comparators .....	153
<i>Martin Grabmann, Eric Schäfer, Georg Gläser</i>	
Advanced Analog Design Optimization: Comparison Between Reinforcement Learning and Heuristic Algorithms .....	157
<i>Michel Chevalier, Severin Trochut, Roberto Guizzetti, Pascal Urard, Lioua Labrak, John Samuel, Rémy Cellier, Nacer Abouchi</i>	
Automatic Regression Framework for MRAM Compact Models Calibration Including Stochasticity .....	161
<i>Pierre Graindorge, Bowen Wang, Marie Garcia Bardon, Fernando Garcia Redondo</i>	
A CAD Toolbox for the Automatic Design and Optimization of ULP CMOS Voltage References .....	165
<i>Andrea Boni, Michele Caselli</i>	
Ternary Clock Tree Synthesis for 3D ICs.....	169
<i>Christos Pavlidis, Nikos Sketopoulos, Christos P. Sotiriou, Vasilis F. Pavlidis</i>	
Streamlined Design Methodology for Cell-Based DCOs.....	173
<i>A. Santana-Andreo, J.M. Gata-Romero, R. Castro-Lopez, E. Roca, F. V. Fernandez</i>	
Rapid Prototyping Platform for Integrated Circuits for Quantum Computing .....	177
<i>Jonas Mair, Sabitha Kusuma, Daniel Liebau, Lammert Duipmans, Lea Schreckenber, Patrick Vliex, André Zambanini, Stefan van Waasen</i>	
An Efficient Approach for Combined Electromigration and Thermomigration Analysis Based on the Extended Krylov Subspace.....	181
<i>Eleni Tselepi, Olympia Axelou, George Floros, George Stamoulis</i>	
Neural Network-Based Coefficient Estimators for Memory Polynomial Digital Predistortion .....	185
<i>Elif Seher Serinken, Alperen Tunç, Revna Acar Vural, Mustafa Berke Yelten</i>	
A Verilog-A/MS Compact Model for the Temperature Dependency of the Open-Circuit Voltage for Integrated Diodes .....	189
<i>Pablo Fernández-Peramo, Juan A. Leñero-Bardallo, Sergio Palomeque-Mangut, Ángel Rodríguez-Vázquez</i>	
Stress-Based Electromigration Modeling in IC Design: Moving from Theory to Practice .....	193
<i>Susann Rothe, Jens Lienig, Sachin S. Sapatnekar</i>	
Analysis and Simulation of Reset Leakage Currents and Quantization Error in a PFM Digital Pixel .....	197
<i>Sergio Palomeque-Mangut, Pablo Fernández-Peramo, Juan A. Leñero-Bardallo, Ángel Rodríguez-Vázquez</i>	

A Fast Security Closure Approach for EM-Based Attacks on General Multi-Segment Interconnects .....	201
<i>Pavlos Stoikos, George Floros, Nestor Evmorfopoulos, George Stamoulis</i>	
An Optimization Framework for Mixed-Signal Accelerators Based on F-2T2R Compute Cells.....	205
<i>Michele Caselli, Andrea Boni</i>	
Efficient Stimuli Generation Using Reinforcement Learning in Design Verification .....	209
<i>Deepak Narayan Gadde, Thomas Nalapat, Aman Kumar, Djones Lettnin, Wolfgang Kunz, Sebastian Simon</i>	
An Efficient FeFET-Based Compute-In-Memory Macro Readout Inspired by the 3T Pixel Array Cell .....	213
<i>Nellie Laleni, Thomas Kämpfe</i>	
The Integration and Testing Procedures for the AcubeSAT Nanosatellite's Software .....	217
<i>Antonios Keremidis, Stylianos Tzelepis, Alkis Hatzopoulos</i>	
OP-TEE Powered OpenSSL Engine Enhancing Digital Signature Security for ARM Architectures.....	221
<i>Franco Volante, Francesco Barchi, Edoardo Patti, Lorenzo Bottaccioli, Luca Barbierato</i>	
3.35V High Voltage Electroforming Generator in 28nm with 5.3mV Ripple and 46% Efficiency for HfO <sub>2</sub> -Based Memristors .....	225
<i>M. Shamookh, A. Ashok, A. Zambanini, A. Geläschus, C. Grewing, A. Bahr, S. Van Waasen</i>	
Image Processing with Memristor Cellular Nonlinear Networks Featuring Volatile Threshold Switches .....	229
<i>D. Prousalis, I. Messaris, A. A. Sayed, V. Ntinis, A. S. Demirkol, A. Ascoli, R. Tetzlaff</i>	
Low-Rank Balanced Truncation of RLCK Models Via Frequency-Aware Rational Krylov-Based Projection .....	233
<i>Christos Giamouzis, Dimitrios Garyfallou, George Stamoulis, Nestor Evmorfopoulos</i>	
Solving the Inverse Problem of Analog Integrated Circuit Sizing with Diffusion Models .....	237
<i>Pedro Eid, Filipe Azevedo, Ricardo Martins, Nuno Lourenço</i>	
A 25 nW Heartbeat Monitoring Circuit for Wearable Applications in CMOS 65nm .....	241
<i>Rafael Vieira, Seyedehsomayeh Hatefinasab, Ricardo Martins, Nuno Horta, Nuno Lourenço</i>	
Efficient Parametric Model Order Reduction for Large-Scale Circuit Models Using Extended Krylov Subspace.....	245
<i>Chrysostomos Chatzigeorgiou, George Floros, Dimitrios Chatzigeorgiou, Nestor Evmorfopoulos, George Stamoulis</i>	
Exploring the Resiliency of Hardware CNN for Aerospace Application .....	249
<i>Corrado De Sio, Giorgio Cora, Sarah Azimi, Eleonora Vacca, Luca Sterpone</i>	
Circuit Component Tolerance of Self-Organizing Logic Gates.....	253
<i>Haik Manukian, Osama Nayfeh, Matthew Kelly</i>	
Automatically Understanding Human Behavior for IoT Applications with Optimized Human-In-The-Loop Control.....	257
<i>Himavanth Reddy Pallapu, Gnaneswar Villuri, Alex Doholi, Simona Doholi</i>	
End-To-End Integration of OpenTitan Security Features in a Pure RISC-V SoC .....	261
<i>Alberto Musa, Emanuele Parisi, Luca Barbierato, Andrea Acquaviva, Francesco Barchi</i>	

Sensitivity-Aware Hardware Trojan Injection for SET Propagation and Soft Error Attacks..... 265  
*Alexandra Takou, Georgios-Ioannis Paliaroutis, Pelopidas Tsoumanis, Nestor Evmorfopoulos, George Stamoulis*

FPGA Implementation of an Elementary ReRAM Memory Control Unit ..... 269  
*Patricio Carrasco, Ioannis Vourkas*

**Author Index**