2024 IEEE 37th International System-on-Chip Conference (SOCC 2024)

Dresden, Germany 16-19 September 2024



IEEE Catalog Number: CFP ISBN: 979-

CFP24ASI-POD 979-8-3503-7757-6

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24ASI-POD

 ISBN (Print-On-Demand):
 979-8-3503-7757-6

 ISBN (Online):
 979-8-3503-7756-9

ISSN: 2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

2024 IEEE 37th International System-on-Chip Conference (SOCC) September 16-19, 2024 Dresden, Germany

Table of Contents	iii
Message from IEEE SOCC General Chairs	viii
Message from IEEE SOCC Technical Chairs	x
IEEE SOCC Organising Committee	xii
IEEE SOCC Technical Program Committee	xiii
Conference Programme	xv
Keynote Speakers	xxxvi

Papers:

Generative Al Augmented Induction-Based Formal Verification	1
Aman Kumar and Deepak Narayan Gadde	
Robust Learning-To-Rank Algorithm for Bug Discovery in Hardware	3
Verification	
Hongsup Shin	
EdgeVision SoC: PPA-Impact of RTL-Level Modifications	5
Mikail Yayla, Clifford Leon Dmello, Georg Ellguth, Uwe Steeb, Tim Leuchter, Marcus	
Pietzsch and Holger Eisenreich	
A Small-Area and Low-EPB Inductive-Peaking VCSEL Driver for a 65-nm CMOS	7
Chip	
Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi, and	
Makoto Nakamura	
Accurate Charge-Domain Bootstrapped Computing-In-Memory SRAM Design	13
with Wide Programmable Output Voltage Range	
Fuyi Li, Yu Xia, Shuai Xiao, Pengcheng Yang, Xingyu Zhu, Bo Li, Jiuren Zhou,	
Genquan Han and Wei Mao	
Analog Circuits Fault Diagnosis Based on Machine Learning	19
Huapei Wang, Cheng Cai, Xuxin Chen and Fang Huo	
Clustering-Based-Approach for Hardware Implementation of Activation	25
Functions	
Mahati Basavaraju, Omkar Girish Ratnaparkhi, Vinay Rayapati and Madhav Rao	

Hardware-Software Co-Optimised Fast and Accurate Deep Reconfigurable Spiking Inference Accelerator Architecture Design Methodology	31
Anagha Nimbekar, Prabodh Katti, Chen Li, Bashir Al-Hashimi, Amit Acharyya and Bipin Rajendran	
Model Reduction Using a Hybrid Approach of Genetic Algorithm and Rule- Based Method	37
Wuqian Tang, Chuan-Shun Huang, Yung-Chih Chen, Yi-Ting Li, Shih-Chieh Chang and Chun-Yao Wang	
GELU-MSDF: A Hardware Accelerator for Transformer's GELU Activation Function Using Most Significant Digit First Computation	43
Alireza Taghavizade, Dara Rahmati, Saeid Gorgin and Jeong-A Lee A 8Gb/s PAM-4/NRZ Dual-Mode Transmitter for Panel Interfaces with Run-	49
Length Limited Maximum Transition Avoidance Encoding Goeun Kim, Younghwan Chang, YongUn Jeong and Suhwan Kim	
Modular Hardware Design for High-Performance MIMO-Capable SDR Systems to Accelerate 6G Development Christian Maximilian Karle, Marc Neu, Benjamin Nuss, Jiayi Chen, Lukas Witte,	54
Andre Scheder, Tanja Harbaum and Jürgen Becker Performance Investigation for IEEE 802.15.4z-Compliant SiP-Assisted Ranging Janik Kaden, Erik Markert and Ulrich Heinkel	60
Scalable Multi-Level Synchronization Technique of Distributed Multi-RFSoC-Server Systems for 6G Christian Maximilian Karle, Marc Neu, Benjamin Nuss, Lukas Witte, Andre Scheder, Tanja Harbaum and Jürgen Becker	66
BEACON: Block-Wise Efficient Architecture Co-Optimization for DNN-HW-Mapping with Zero-Cost Evaluation and Progressive Distillation	72
Jiun-Kai Yang, Yao-Hua Chen and Chih-Tsun Huang Evaluating the Performance of Large Language Models for Design Validation Abdur Rahman and Goerschwin Fey	78
Hardware Design Space Exploration in High-Level Synthesis Backend Featuring Online Arithmetic Saeid Gorgin, Mohammad K Fallah, Mohammad Sina Karvandi and Jeong-A Lee	84
Usage Driven Relevance Analysis for IP Cores Lutz Schammer, Gianluca Martino and Goerschwin Fey	90
Aging Mitigation in Systolic Array Accelerators: Balancing PE Loads for Enhanced Reliability	96
Yu-Guang Chen, Yi-Chen Ho and Jing-Yang Jou GATrojan: An Efficient Gate-Level Hardware Trojan Detection Approach Using Graph Attention Networks	102
Seng Wang, Yijun Cui, Shichao Yu, Chongyan Gu, Chenghua Wang and Weiqiang Liu	
Hardened-TC: A Low-Cost Reliability Solution for CNNs Run by Modern GPUs Ehsan Atoofian	108
EDEA: Efficient Dual-Engine Accelerator for Depthwise Separable Convolution with Direct Data Transfer	114
Yi Chen, Jie Lou, Malte Wabnitz, Johnson Loh and Tobias Gemmeke	

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer	
Aness Al-Qawlaq, Deepu John and Ajay Kumar M	
LOTTA: An FPGA-Based Low-Power Temporal Convolutional Network	126
Hardware Accelerator	
Fabian Kreß, Alexey Serdyuk, Denis Kobsar, Tim Hotfilter, Julian Höfer, Tanja	
Harbaum and Jürgen Becker	
Beyond Total Locking: Demonstrating and Measuring Mutual Influence on a	132
RO-Based True Random Number Generator on an FPGA	
Eloise Delolme, Viktor Fischer, Florent Bernard, Nathalie Bochard and Maxime Pelcat	
COSSEA: Context-Based SoC Security Enforcement Architecture	138
Carsten Heinz and Andreas Koch	
DeepShield: Lightweight Privacy-Preserving Inference for Real-Time IoT Botnet	144
Detection	
Sabbir Ahmed Khan, Zhuoran Li, Woosub Jung, Yizhou Feng, Danella Zhao,	
ChunSheng Xin and Gang Zhou	
A Dynamically Pipelined Dataflow Architecture for Graph Convolutions in Real-	150
Time Event Interpretation	
Marc Neu, Christian Maximilian Karle, Patrick Schmidt, Julian Höfer, Tanja Harbaum	
and Jürgen Becker	
Design and Allocation of Multi-Bit Flip-Flop Cells Amenable to Placement	156
Legalization in Physical Design	
Yeongyeong Shin and Taewhan Kim	
Digital Twin Based Run Time Power Management for Edge SoC Using	162
Performance Aware Reinforcement Learning	
Ratnala Vinay, Kartik Laad, Parveen Nisha, Afreen Aijaz, Bhavya Pisipati, Pradip	
Sasmal, Toshihisa Haraki, Chirag Juyal, Tanimoto Yuki and Amit Acharyya	400
Fully Integrated Switched-Capacitor DC-DC Converter with Self-Recovery	168
Hysteresis Control	
Koji Kikuta, Takashi Hisakado and Mahfuzul Islam	4=4
Improving Timing Quality Through Net Topology Optimization in Global	174
Routing, Jayoung Yang and Taewhan Kim	100
Exploring Approximation and Dataflow Co-Optimization for Scalable Transformer Inference Architecture on the Edge	180
Liu He, Yujin Wang, Zongle Huang, Shupei Fan, Chen Tang, Shuyuan Zhang,	
Luchang Lei, Huazhong Yang, Yongpan Liu and Hongyang Jia	
Energy Cost Modelling for Optimizing Large Language Model Inference on	186
Hardware Accelerators	
Robin Geens, Man Shi, Arne Symons, Chao Fang and Marian Verhelst	
Efficient Deployment of Large Language Model Across Cloud-Device Systems	192
Fan Yang, Zehao Wang, Haoyu Zhang, Zhenhua Zhu, Xinhao Yang, Guohao Dai	
and Yu Wang	
Accelerating Automated Driving and ADAS Using HW-SW Codesign	198
Shubham Rai, Mrs. Cecilia De La Parra, Martin Rapp, Jan Micha Borrmann, Nina	
Bretz, Stefan Metzlaff, Taha Soliman and Christoph Schorn	
·	

On-Chip Memory in Accelerator-Based Systems: A System Technology Co-	
Optimization (STCO) Perspective for Emerging Device Technologies	
Siva Satyendra Sahoo, Dawit Abdi, Dwaipayan Biswas, James Myers and Julien	
Ryckaert	
Energy-Efficient and Communication-Aware Architectures for Accelerating	210
Deep Learning Workloads	
A. Alper Goksoy, Jiahao Lin and Umit Ogras	
Heloc-NoC: High-Efficiency and Low-Hop On-Chip Communication in 3D	216
Network-On-Chips	
Lizhong Wang and Haoyu Wang	
Integer Linear Programming Based Design of Deadlock-Free Routing for	222
Chiplet-Based Systems	
Shuang Liu and Martin Radetzki	
MCLB: Dynamic Load Balancing and Implications on GPU Memory Controllers	228
Vahid Geraeinejad, Kun-Chih Chen, Zhonghai Lu and Masoumeh Ebrahimi	
Ultra-NoC: Unified Low-Transmission Routing Assisted NoC for High-Flexible	234
DNN Accelerator	
Kun-Chih Chen, Hao-Hsiang Peng and Pin-Ching Shen	
ZeKi: A Zero-Knowledge Dynamic Logic Locking Implementation with	239
Resilience to Multiple Attacks	
Yue Zhang, Basel Halak and Haoyu Wang	
16-Bit SABP: Quasi-Stochastic Data Representation Unit for Al Hardware Using	245
FPGA	
Hossam Ahmed, O., Mohamed Abd El Ghany and Marwan Abdelfattah	
Hardware-Aware Network Adaptation Using Width and Depth Shrinking	251
Including Convolutional and Fully Connected Layer Merging	
Pratibha Verma, Tarun Gupta, Pabitra Das, Appa Rao Nali, Vidhumouli Hunsigida	
and Amit Acharyya	0
RVVe: A Minimal RISC-V Vector Processor for Embedded Al Acceleration	257
Patrick Schmidt, Johannes Pfau, Tim Hotfilter, Matthias Stammler, Tanja Harbaum	
and Jürgen Becker	222
On Metric-Driven Development of Embedded Neuromorphic Al	263
Jann Krausse, Moritz Neher, Iris Fürst-Walter, Carmen Weigelt, Tanja Harbaum,	
Klaus Knobloch and Jürgen Becker	222
Seamless Cache Extension for FPGA-Based Multi-Core RISC-V SoC	269
Ahmed Kamaleldin, Matthias Nickel, Sisi Wu and Diana Göhringer	
Quantum Implementation of Linear and Non-Linear Layers	275
Anubhab Baksi, Sumanta Chakraborty, Anupam Chattopadhyay, Matthew Chun, SK	
Hafizul Islam, Kyungbae Jang, Hyunji Kim, Yujin Oh, Soham Roy, Hwajeong Seo and	
Siyi Wang	204
Exploring the Potential of Dynamic Quantum Circuit for Improving Device	281
Scalability Abbreville Restaura Belf Breekeler	
Abhoy Kole, Kamalika Datta and Rolf Drechsler	200
User-Authenticated Device-Independent Quantum Secure Direct Communication Protocol	286
Communication Frotocol	
Nayana Das, Saikat Basu, Goutam Paul and Vijay S Rao	

Posters:

Assessing the Circuit Requirements for a Real-Time Spectrum Analyzer on 65-	
nm CMOS Technology	
Mojgan Mirzaei Hotkani, Jean-Francois Bousquet, S. Bruce Martin, Ehsan	
Malekshahi	
Continuous Conduction Mode in Digital Control Loop of DCDC	298
Venkatesh Gurusidappa Kadlimatti, Sr, Aniruddha P N, Ankitha M and Harikrishna P	
HLS Based Hardware Watermarking of Blur, Embossment and Sharpening	303
Filters Using Fused Ocular Biometrics and Digital Signature	
Vishal Chourasia, Anirban Sengupta and Rahul Chaurasia	
Lockstep Vs Microarchitecture: A Comparison	309
Ján Mach, Lukas Kohutka, Pavel Čičák	
POTENT: Post-Synthesis Obfuscation for Secure Network-On-Chip	315
Architectures	
Dipal Halder, Yuntao Liu, Kostas Amberiadis, Ankur Srivastava, Sandip Ray	
Ring Oscillator Based Clock Generation for a Radiation-Hardened Optically Reconfigurable Gate Array VLSI	321
Shintaro Takatsuki, Minoru Watanabe and Nobuya Watanabe	
Evaluating Deep Neural Network Performance on Edge Accelerators: A	327
Roofline Model Adopted Benchmarking Approach	
Prashanth HC, Madhav Rao	
An Automated Hardware Design Framework for Various DNNs Based on ChatGPT	333
Qiuhao Zeng, Yuefei Wang, Zhongfeng Wang and Wendong Mao	
Pressure-Activated RF Sensing: A Smart Cushion Approach for Energy-	339
Efficient IoT Health Monitoring	
Imran Saied, Anil Kumar Appukuttan Nair Syamala Amma and Srinjoy Mitra, Tughrul	
Arslan	
DMQ: Dual-Mode Q-Learning Hardware Accelerator for Shortest Path and	345
Coverage Area	
Infall Syafalni, Mohamad Imam Fidaus, Nana Sutisna, Trio Adiono and Tutun	
Juhana, Rahmat Mulyawan	
Mitigation of Hardware Trojan in NoC Using Delta-Based Compression	351
Hamza Amara, Cédric Killian; Daniel Chillet, Emmanuel Casseau	
A Systematic Study of Parallelization Strategies for Optimizing Scientific	357
Computing Performance Bounds	
Vijayalakshmi Saravanan, Sai Karthik N, Khaled Z Ibrahim	
Multiple PUF-CPRNG Based Authentication Methodology for Protecting the IP	363
Cores	
Dheeraj Agshare and Pabitra Das, Yarramsetty Vaivaswatha Sai Dinesh, Anagha	
Nimbekar and Amit Acharyya	
A Low-Voltage-Driven Single-Ended Column Based SRAM for Low-Power	369
Micro-Display	
Shubham Ranjan, Sheida Gohardehi and Manoj Sachdev	