

2024 IEEE 37th International System-on-Chip Conference (SOCC 2024)

**Dresden, Germany
16-19 September 2024**



**IEEE Catalog Number: CFP24ASI-POD
ISBN: 979-8-3503-7757-6**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24ASI-POD
ISBN (Print-On-Demand):	979-8-3503-7757-6
ISBN (Online):	979-8-3503-7756-9
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

2024 IEEE 37th International System-on-Chip Conference (SOCC)
September 16-19, 2024
Dresden, Germany

Table of Contents	iii
Message from IEEE SOCC General Chairs	viii
Message from IEEE SOCC Technical Chairs	x
IEEE SOCC Organising Committee	xii
IEEE SOCC Technical Program Committee	xiii
Conference Programme	xv
Keynote Speakers	xxxvi

Papers:

Generative AI Augmented Induction-Based Formal Verification <i>Aman Kumar and Deepak Narayan Gadde</i>	1
Robust Learning-To-Rank Algorithm for Bug Discovery in Hardware Verification <i>Hongsup Shin</i>	3
EdgeVision SoC: PPA-Impact of RTL-Level Modifications <i>Mikail Yayla, Clifford Leon Dmello, Georg Ellguth, Uwe Steeb, Tim Leuchter, Marcus Pietzsch and Holger Eisenreich</i>	5
A Small-Area and Low-EPB Inductive-Peaking VCSEL Driver for a 65-nm CMOS Chip <i>Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi, and Makoto Nakamura</i>	7
Accurate Charge-Domain Bootstrapped Computing-In-Memory SRAM Design with Wide Programmable Output Voltage Range <i>Fuyi Li, Yu Xia, Shuai Xiao, Pengcheng Yang, Xingyu Zhu, Bo Li, Jiuren Zhou, Genquan Han and Wei Mao</i>	13
Analog Circuits Fault Diagnosis Based on Machine Learning <i>Huapei Wang, Cheng Cai, Xuxin Chen and Fang Huo</i>	19
Clustering-Based-Approach for Hardware Implementation of Activation Functions <i>Mahati Basavaraju, Omkar Girish Ratnaparkhi, Vinay Rayapati and Madhav Rao</i>	25

Hardware-Software Co-Optimised Fast and Accurate Deep Reconfigurable Spiking Inference Accelerator Architecture Design Methodology <i>Anagha Nimbekar, Prabodh Katti, Chen Li, Bashir Al-Hashimi, Amit Acharyya and Bipin Rajendran</i>	31
Model Reduction Using a Hybrid Approach of Genetic Algorithm and Rule-Based Method <i>Wuqian Tang, Chuan-Shun Huang, Yung-Chih Chen, Yi-Ting Li, Shih-Chieh Chang and Chun-Yao Wang</i>	37
GELU-MSDF: A Hardware Accelerator for Transformer's GELU Activation Function Using Most Significant Digit First Computation <i>Alireza Taghavizade, Dara Rahmati, Saeid Gorgin and Jeong-A Lee</i>	43
A 8Gb/s PAM-4/NRZ Dual-Mode Transmitter for Panel Interfaces with Run-Length Limited Maximum Transition Avoidance Encoding <i>Goeun Kim, Younghwan Chang, YongUn Jeong and Suhwan Kim</i>	49
Modular Hardware Design for High-Performance MIMO-Capable SDR Systems to Accelerate 6G Development <i>Christian Maximilian Karle, Marc Neu, Benjamin Nuss, Jiayi Chen, Lukas Witte, Andre Scheder, Tanja Harbaum and Jürgen Becker</i>	54
Performance Investigation for IEEE 802.15.4z-Compliant SiP-Assisted Ranging <i>Janik Kaden, Erik Markert and Ulrich Heinkel</i>	60
Scalable Multi-Level Synchronization Technique of Distributed Multi-RFSoc-Server Systems for 6G <i>Christian Maximilian Karle, Marc Neu, Benjamin Nuss, Lukas Witte, Andre Scheder, Tanja Harbaum and Jürgen Becker</i>	66
BEACON: Block-Wise Efficient Architecture Co-Optimization for DNN-HW-Mapping with Zero-Cost Evaluation and Progressive Distillation <i>Jiun-Kai Yang, Yao-Hua Chen and Chih-Tsun Huang</i>	72
Evaluating the Performance of Large Language Models for Design Validation <i>Abdur Rahman and Goerschwin Fey</i>	78
Hardware Design Space Exploration in High-Level Synthesis Backend Featuring Online Arithmetic <i>Saeid Gorgin, Mohammad K Fallah, Mohammad Sina Karvandi and Jeong-A Lee</i>	84
Usage Driven Relevance Analysis for IP Cores <i>Lutz Schammer, Gianluca Martino and Goerschwin Fey</i>	90
Aging Mitigation in Systolic Array Accelerators: Balancing PE Loads for Enhanced Reliability <i>Yu-Guang Chen, Yi-Chen Ho and Jing-Yang Jou</i>	96
GATrojan: An Efficient Gate-Level Hardware Trojan Detection Approach Using Graph Attention Networks <i>Seng Wang, Yijun Cui, Shichao Yu, Chongyan Gu, Chenghua Wang and Weiqiang Liu</i>	102
Hardened-TC: A Low-Cost Reliability Solution for CNNs Run by Modern GPUs <i>Ehsan Atoofian</i>	108
EDEA: Efficient Dual-Engine Accelerator for Depthwise Separable Convolution with Direct Data Transfer <i>Yi Chen, Jie Lou, Malte Wabnitz, Johnson Loh and Tobias Gemmeke</i>	114

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer <i>Aness Al-Qawlaq, Deepu John and Ajay Kumar M</i>	120
LOTTA: An FPGA-Based Low-Power Temporal Convolutional Network Hardware Accelerator <i>Fabian Kreß, Alexey Serdyuk, Denis Kobsar, Tim Hotfilter, Julian Höfer, Tanja Harbaum and Jürgen Becker</i>	126
Beyond Total Locking: Demonstrating and Measuring Mutual Influence on a RO-Based True Random Number Generator on an FPGA <i>Eloise Delolme, Viktor Fischer, Florent Bernard, Nathalie Bochard and Maxime Pelcat</i>	132
COSSEA: Context-Based SoC Security Enforcement Architecture <i>Carsten Heinz and Andreas Koch</i>	138
DeepShield: Lightweight Privacy-Preserving Inference for Real-Time IoT Botnet Detection <i>Sabbir Ahmed Khan, Zhuoran Li, Woosub Jung, Yizhou Feng, Danella Zhao, ChunSheng Xin and Gang Zhou</i>	144
A Dynamically Pipelined Dataflow Architecture for Graph Convolutions in Real-Time Event Interpretation <i>Marc Neu, Christian Maximilian Karle, Patrick Schmidt, Julian Höfer, Tanja Harbaum and Jürgen Becker</i>	150
Design and Allocation of Multi-Bit Flip-Flop Cells Amenable to Placement Legalization in Physical Design <i>Yeongyeong Shin and Taewhan Kim</i>	156
Digital Twin Based Run Time Power Management for Edge SoC Using Performance Aware Reinforcement Learning <i>Ratnala Vinay, Kartik Laad, Parveen Nisha, Afreen Aijaz, Bhavya Pisipati, Pradip Sasmal, Toshihisa Haraki, Chirag Juyal, Tanimoto Yuki and Amit Acharyya</i>	162
Fully Integrated Switched-Capacitor DC-DC Converter with Self-Recovery Hysteresis Control <i>Koji Kikuta, Takashi Hisakado and Mahfuzul Islam</i>	168
Improving Timing Quality Through Net Topology Optimization in Global Routing, <i>Jayoung Yang and Taewhan Kim</i>	174
Exploring Approximation and Dataflow Co-Optimization for Scalable Transformer Inference Architecture on the Edge <i>Liu He, Yujin Wang, Zongle Huang, Shupef Fan, Chen Tang, Shuyuan Zhang, Luchang Lei, Huazhong Yang, Yongpan Liu and Hongyang Jia</i>	180
Energy Cost Modelling for Optimizing Large Language Model Inference on Hardware Accelerators <i>Robin Geens, Man Shi, Arne Symons, Chao Fang and Marian Verhelst</i>	186
Efficient Deployment of Large Language Model Across Cloud-Device Systems <i>Fan Yang, Zehao Wang, Haoyu Zhang, Zhenhua Zhu, Xinhao Yang, Guohao Dai and Yu Wang</i>	192
Accelerating Automated Driving and ADAS Using HW-SW Codesign <i>Shubham Rai, Mrs. Cecilia De La Parra, Martin Rapp, Jan Micha Borrmann, Nina Bretz, Stefan Metzlaß, Taha Soliman and Christoph Schorn</i>	198

On-Chip Memory in Accelerator-Based Systems: A System Technology Co-Optimization (STCO) Perspective for Emerging Device Technologies <i>Siva Satyendra Sahoo, Dawit Abdi, Dwaipayan Biswas, James Myers and Julien Ryckaert</i>	204
Energy-Efficient and Communication-Aware Architectures for Accelerating Deep Learning Workloads <i>A. Alper Goksoy, Jiahao Lin and Umit Ogras</i>	210
Heloc-NoC: High-Efficiency and Low-Hop On-Chip Communication in 3D Network-On-Chips <i>Lizhong Wang and Haoyu Wang</i>	216
Integer Linear Programming Based Design of Deadlock-Free Routing for Chiplet-Based Systems <i>Shuang Liu and Martin Radetzki</i>	222
MCLB: Dynamic Load Balancing and Implications on GPU Memory Controllers <i>Vahid Geraeinejad, Kun-Chih Chen, Zhonghai Lu and Masoumeh Ebrahimi</i>	228
Ultra-NoC: Unified Low-Transmission Routing Assisted NoC for High-Flexible DNN Accelerator <i>Kun-Chih Chen, Hao-Hsiang Peng and Pin-Ching Shen</i>	234
ZeKi: A Zero-Knowledge Dynamic Logic Locking Implementation with Resilience to Multiple Attacks <i>Yue Zhang, Basel Halak and Haoyu Wang</i>	239
16-Bit SABP: Quasi-Stochastic Data Representation Unit for AI Hardware Using FPGA <i>Hossam Ahmed, O., Mohamed Abd El Ghany and Marwan Abdelfattah</i>	245
Hardware-Aware Network Adaptation Using Width and Depth Shrinking Including Convolutional and Fully Connected Layer Merging <i>Pratibha Verma, Tarun Gupta, Pabitra Das, Appa Rao Nali, Vidhumouli Hunsigida and Amit Acharyya</i>	251
RVVe: A Minimal RISC-V Vector Processor for Embedded AI Acceleration <i>Patrick Schmidt, Johannes Pfau, Tim Hotfilter, Matthias Stammner, Tanja Harbaum and Jürgen Becker</i>	257
On Metric-Driven Development of Embedded Neuromorphic AI <i>Jann Krausse, Moritz Neher, Iris Fürst-Walter, Carmen Weigelt, Tanja Harbaum, Klaus Knobloch and Jürgen Becker</i>	263
Seamless Cache Extension for FPGA-Based Multi-Core RISC-V SoC <i>Ahmed Kamaleldin, Matthias Nickel, Sisi Wu and Diana Göhringer</i>	269
Quantum Implementation of Linear and Non-Linear Layers <i>Anubhab Baksi, Sumanta Chakraborty, Anupam Chattopadhyay, Matthew Chun, SK Hafizul Islam, Kyungbae Jang, Hyunji Kim, Yujin Oh, Soham Roy, Hwajeong Seo and Siyi Wang</i>	275
Exploring the Potential of Dynamic Quantum Circuit for Improving Device Scalability <i>Abhoy Kole, Kamalika Datta and Rolf Drechsler</i>	281
User-Authenticated Device-Independent Quantum Secure Direct Communication Protocol <i>Nayana Das, Saikat Basu, Goutam Paul and Vijay S Rao</i>	286

Posters:

Assessing the Circuit Requirements for a Real-Time Spectrum Analyzer on 65-nm CMOS Technology <i>Mojgan Mirzaei Hotkani, Jean-Francois Bousquet, S. Bruce Martin, Ehsan Malekshahi</i>	292
Continuous Conduction Mode in Digital Control Loop of DCDC <i>Venkatesh Gurusidappa Kadlimatti, Sr, Aniruddha P N, Ankitha M and Harikrishna P</i>	298
HLS Based Hardware Watermarking of Blur, Embossment and Sharpening Filters Using Fused Ocular Biometrics and Digital Signature <i>Vishal Chourasia, Anirban Sengupta and Rahul Chaurasia</i>	303
Lockstep Vs Microarchitecture: A Comparison <i>Ján Mach, Lukas Kohutka, Pavel Čičák</i>	309
POTENT: Post-Synthesis Obfuscation for Secure Network-On-Chip Architectures <i>Dipal Halder, Yuntao Liu, Kostas Amberiadis, Ankur Srivastava, Sandip Ray</i>	315
Ring Oscillator Based Clock Generation for a Radiation-Hardened Optically Reconfigurable Gate Array VLSI <i>Shintaro Takatsuki, Minoru Watanabe and Nobuya Watanabe</i>	321
Evaluating Deep Neural Network Performance on Edge Accelerators: A Roofline Model Adopted Benchmarking Approach <i>Prashanth HC, Madhav Rao</i>	327
An Automated Hardware Design Framework for Various DNNs Based on ChatGPT <i>Qiu hao Zeng, Yuefei Wang, Zhongfeng Wang and Wendong Mao</i>	333
Pressure-Activated RF Sensing: A Smart Cushion Approach for Energy-Efficient IoT Health Monitoring <i>Imran Saied, Anil Kumar Appukkuttan Nair Syamala Amma and Srinjoy Mitra, Tughrul Arslan</i>	339
DMQ: Dual-Mode Q-Learning Hardware Accelerator for Shortest Path and Coverage Area <i>Infal Syafalni, Mohamad Imam Fidaus, Nana Sutisna, Trio Adiono and Tutun Juhana, Rahmat Mulyawan</i>	345
Mitigation of Hardware Trojan in NoC Using Delta-Based Compression <i>Hamza Amara, Cédric Killian; Daniel Chillet, Emmanuel Casseau</i>	351
A Systematic Study of Parallelization Strategies for Optimizing Scientific Computing Performance Bounds <i>Vijayalakshmi Saravanan, Sai Karthik N, Khaled Z Ibrahim</i>	357
Multiple PUF-CPRNG Based Authentication Methodology for Protecting the IP Cores <i>Dheeraj Agshare and Pabitra Das, Yarramsetty Vaivaswatha Sai Dinesh, Anagha Nimbekar and Amit Acharyya</i>	363
A Low-Voltage-Driven Single-Ended Column Based SRAM for Low-Power Micro-Display <i>Shubham Ranjan, Sheida Gohardehi and Manoj Sachdev</i>	369