

2024 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2024)

**San Jose, California, USA
24-27 September 2024**



**IEEE Catalog Number: CFP24SSD-POD
ISBN: 979-8-3315-1636-9**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24SSD-POD
ISBN (Print-On-Demand):	979-8-3315-1636-9
ISBN (Online):	979-8-3315-1635-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Chip Reliability Improvement by Designing Re-Distribution Layer (RDL) Pattern for Thermal Cycle in Wafer Level Packages (WLP)	1
<i>S. Park, D. Shin, Jae Ho Kim, Y. Park, D. S. Kim</i>	
Modeling Next Generation Sensor Chips: Towards Predictive Band Structure Models for Quarternary III- V Semiconductor Alloys	5
<i>Angus Gentles, Mohammad Dehghani, Rainer Minixhofer, Pedram Khakbaz, Dominic Waldhor, Michael Waltl</i>	
Towards Low Contact Resistance Metal Transition-Metal Dichalcogenide Contacts - A Quantum Transport Study	9
<i>Pranay Baikadi, Raseong Kim, Peter Reyntjens, Ashish Verma Penumatcha, Maarten Van De Put, William G. Vandenberghe</i>	
Revealing the Noise Dependent Sensitivity of a Junctionless FinFET-Based Hydrogen Sensor with Ferroelectric Gate Stack	13
<i>Navneet Gandhi, Sunil Rathore, Rajeewa Kumar Jaisawal, P. N. Kondekar, Naveen Kumar, Ankit Dixit, Vihar Georgiev, Navjeet Bagga</i>	
Simulation of Advanced MRAM Devices for Sub-Ns Switching	17
<i>Bernhard Pruckner, Nils Petter Jorstad, Mario Bendra, Tomas Hadamek, Wolfgang Goes, Siegfried Selberherr, Viktor Sverdlov</i>	
Switching Behavior of Graphene Nanoribbon FETs	21
<i>Mathias Pech, Dirk Schulz</i>	
Cryogenic Modeling of 22nm FDSOI MOSFET	25
<i>Yihong Qing, Jinghao Zhao, Valentijn De Smedt, Jeffrey Prinzie</i>	
Hierarchical Transport Modeling for Path-Finding DTCO	29
<i>L.-C. Hung, G. Rzepa, M. Kampl, C.-M. Tsai, F. Schanovsky, O. Baumgartner, Z. Stanojevic, M. Karner</i>	
Optimization of Complementary Reconfigurable Field-Effect Transistor for Improved Circuit-Level Metrics.....	33
<i>Juhan Ahn, Saroj Satapathy, Jaydeep P. Kulkarni</i>	
Atomistic Analysis on Random Telegraph Noise of SF Transistors in Sub-Micrometer CIS Pixels.....	37
<i>Jae Ho Kim, Sungchul Kim, Hong-Lae Park, Gijae Kang, Seonghoon Ko, Jongsu Yoon, Wook Lee, Yonghee Park, Jonghyun Go, Hyunchul Kim, Dae Sin Kim</i>	
Characteristic Variability of GAA Si NS CFETs Induced by Process Variation Effect and Intrinsic Parameter Fluctuation.....	41
<i>Min-Hui Chuang, Sekhar Reddy Kola, Yiming Li</i>	
Simulation of Qubits Confined in Pseudo Magnetic Field Generated by Strained Graphene Nanoribbon.....	45
<i>Yusuke Hayashi, Satofumi Souma</i>	
AC Quantum Transport Simulation Including Electron-Phonon Scattering.....	49
<i>Phil-Hun Ahn, Sung-Min Hong</i>	

Modeling the Operation of Charge Trap Flash Memory: A Monte Carlo Approach to Carrier Distribution and (De)trapping	53
<i>Thomas Hellemans, Devin Verreck, Antonio Arreghini, Geert Van Den Bosch, Maarten Rosmeulen, Michel Houssa, Jan Van Houdt</i>	
Process Emulation and Device Simulation of Monolithic CFET Inverter and Transmission Gate with Split-Gate Structure.....	57
<i>Seung-Woo Jung, In Ki Kim, Kwang-Woon Lee, Sung-Min Hong</i>	
A TCAD to SPICE Simulation Framework for Analysis of Device to Circuit BTI and HCD Aging: Invited Paper.....	61
<i>Payel Chatterjee, Karansingh Thakor, Souvik Mahapatra</i>	
Mode Space in DFTB Quantum Transport in the Nanodevice Simulation Tool NEMO5.....	65
<i>Logan Melican, Han-Wei Hsiao, Daniel A. Lemus, Tillmann Kubis</i>	
Hierarchical Simulation of Monolithic CFETs Using Atomistic and Continuum Models.....	69
<i>Woosung Choi, Hyeon-Kyun Noh, Hong-Hyun Park, Anh-Tuan Pham, Seonghoon Jin, Byounghak Lee, Chihak Ahn, Hiroyuki Kubotera, Dae Sin Kim</i>	
Advances in Modeling of Interconnect Materials.....	73
<i>Blanka Magyari-Köpe, Jeff Wu</i>	
Approaches to Simulating Meta-Surfaces for Flat Optical Devices: The Transition to Solutions Based on Neural Networks.....	77
<i>Denis Rideau, Mathys Le Grand, Louis Henri Fernandez Mouron, Valerie Serradeil, Loumi Tremas, Pascal Urard, Damien Maitre, Habib Mohamad, Lucie Dilhan, Enrico Giuseppe Carnemolla, Matteo Fissore, James Downing, Bruce Rae</i>	
Full Chip Stress Model for Defect Formation Risk Analysis in Multilayer Structures	81
<i>Kyungmi Yeom, Geunsang Yoo, Alexander Schmidt, Anthony Payet, Joohyun Jeon, Seungmin Lee, Yutaka Nishizawa, Masaru Uchiyama, Yasuyuki Kayama, Chihak Ahn, Woosung Choi, Dae Sin Kim</i>	
Neural Drift-Diffusion Model Based on Operator Learning in Fourier Space	85
<i>Kyeyeop Kim, Sanghoon Myung, Yunji Choi, Gijae Kang, Kyungmi Yeom, Songyi Han, Jaehoon Jeong, Dae Sin Kim</i>	
Real Time TCAD Calibration Via Transfer Learning.....	89
<i>Yunji Choi, Sanghoon Myung, Kyeyeop Kim, Gijae Kang, Beomwon Jung, Yongwoo Jeon, Kyungmi Yeom, Songyi Han, Jaehoon Jeong, Dae Sin Kim</i>	
A Self-Consistent Tiling Method for Chip-Scale Stress Simulation.....	93
<i>Chihak Ahn, Kyungmi Yeom, Alexander Schmidt, Yutaka Nishizawa, Anthony Payet, Seonghoon Jin, Yasuyuki Kayama, Woosung Choi, Dae Sin Kim</i>	
Generalization of Fick's Law and Derivation of Interface Segregation Parameters Using Microscopic Atomic Movements.....	97
<i>Chihak Ahn, Joohyun Jeon, Seungmin Lee, Woosung Choi, Dae Sin Kim, Nick E. B. Covern</i>	
Electrical TCAD Simulation of STT-MRAMs	101
<i>Hanane C. Saifi, Jérémy Postel-Pellerin, Nicole Yazigy, Noémie Couzi, Vincenzo Della Marca, Pierre Canet, Nuno Caçoilo, Grégory Di Pendina, Ricardo C. Sousa</i>	
Modeling Non-Uniformity During Two-Step Dry Etching of Si/SiGe Stacks for Gate-All-Around FETs	105
<i>Ziyi Hu, Lado Filipovic, Junjie Li, Lingfei Wang, Zhicheng Wu, Rui Chen, Yayi Wei, Ling Li</i>	

D2D Variation Aware DTCO for Novel Vertical a-IGZO-FETs in Large-Scale M3D 2TOC DRAM Bit Cell Evaluation Via Statistical Modeling Methodology	109
<i>Yue Zhao, Yong Yu, Jingrui Guo, Lingfei Wang, Nan Yang, Jianpeng Jiang, Yanan Lu, Menglong Zhou, Shijie Huang, Lihua Xu, Zhenhua Wu, Guanhua Yang, Di Geng, Guilei Wang, Bryan Kang, Chao Zhao, Ling Li, Ming Liu</i>	
A SPICE-Compatible Neural Network Compact Model for Efficient IC Simulations	113
<i>Chien-Ting Tung, Sayeef Salahuddin, Chenming Hu</i>	
Atomistic Multiscale Simulation-Based Extraction of Design Margins in Advanced Transistor Architectures	117
<i>Jun Jung, Geunsang Yoo, Alexander Schmidt, Wonyup Song, Hiroyuki Kubotera, Muralikrishna Raju, Byounghak Lee, Woosung Choi, Anthony Payet, Hiroo Koshimoto, Yasuyuki Kayama, Beom Seo Kim, Chungyeon Lee, Jamin Koo, Joohyun Jeon, Seungmin Lee, Dae Sin Kim</i>	
Identification of Key Atomic Process of Metal-Induced Lateral Crystallization from First-Principles Calculations	121
<i>Yutaro Ogawa, Hikari Suzuki, Masayasu Miyata</i>	
3D Electromagnetic Simulation and Modeling for DTCO of Decoupling High-Density Capacitor in Silicon Interposer for HPC Applications	125
<i>Hélène Jacquinet, Emmanuel Pluchart, Frédéric Rothan, Sébastien Martinie, Takuo Wakaoka, Ryo Kasai, Seiji Hidaka, Frédéric Voiron, Cyrille Laviron, Yasser Moursy</i>	
Memory Window and Variability Modeling of Multi- Domain Al:HfO ₂ Ferroelectric NAND Memory	129
<i>Kuan-Hung Liu, Tue Gunst, Ko-Hsin Lee, Anders Blom, Xi-Wei Lin</i>	
Impact of Ion Energy and Yield in Oblique Ion Beam Etching Process for Blazed Gratings.....	133
<i>T. Reiter, A. Tojfi, S. W. Kong, A. Hessinger, L. Filipovic</i>	
TCAD Structure Input File Generation Using Large Language Model.....	137
<i>Le Minh Long Nguyen, Albert Lu, Hiu Yung Wong</i>	
Advanced Ferroelectric Modeling for BEOL Negative Capacitance Nanoelectromechanical Switches	141
<i>Collin Finnan, Lars Tatum, Tsu-Jae King Liu</i>	
Atomistic Simulations of the Impact of Rotational Twin Planes Defects on the Optical Properties of InP Systems	145
<i>Christian Dam Vedel, Vihar Georgiev</i>	
A Multiscale Simulation Approach for Program Noise and Cross-Temperature Effects in 3D NANDs.....	149
<i>Keng-Hua Lin, Salvatore Maria Amoroso, Po-Chou Chen, Yueh-Ying Tseng, Andrew R. Brown, Plamen Asenov, U. G. Vej-Hansen, Xi-Wei Lin, Anders Blom, Victor Moroz, Chih-Chiang Wang</i>	
Calibration Insights of Phosphorus Diffusion Model for NMOS FDSOI : Pathway to Advanced Technology Nodes	153
<i>A-S. Royet, R. Chouk, O. Cueto, J. Kanyandekwe, V. Lapras, M-A. Jaud, S. Martinie, T. Mota-Frutoso, B. Rustemi, Z. Chalupa, O. Rozeau</i>	
Diffusion-Based Machine Learning Method for Accelerating Quantum Transport Simulations in Nanowire Transistors.....	157
<i>Preslav Aleksandrov, Pranav Acharya, Vihar Georgiev</i>	

Modeling of SOI-MOSFET with Trap-Rich Substrate for RF Circuit Design	161
<i>Soumajit Ghosh, Mitiko Miura-Mattausch, Hidevuki Kikuchihara, Takahiro Iizuka, Samir Chaudhry, Yasuyuki Sahara</i>	
DTCO of Advanced FDSOI CMOS Technology by Process Emulation	165
<i>Aicha Boujnah, Olga Cueto, Marie-Anne Jaud, Sebastien Martinie, Franck Nallet, Claire Fenouillet-Beranger, Olivier Rozeau</i>	
Band Alignment in GAA Nanosheet Structures from Density Dependent Hybrid Functional and Many-Body GW Methods	169
<i>Troels Markussen, Petr A. Khomyakov, Brecht Verstichel, Anders Blom, Rasmus Faber</i>	
A Finite Element Framework for Solving the Density-Gradient Model.....	173
<i>Pengcong Mu, Tao Cui, Lijun Xu, Kun Luo, Zhiqiang Li, Zhenhua Wu</i>	
First Simulation of the Effects of Metal Sidewall Source/Drain and Channel Number on the Output Characteristics of Current Mirror Formed by Vertically Stacked GAA Si NS MOSFETs	177
<i>Kuan-Ju Chou, Yiming Li</i>	
MD Simulation of Epitaxial Recrystallization and Defect Structure of Al-Implanted 4H-SiC	181
<i>Sabine Leroch, Robert Stella, Andreas Hössinger, Lado Filipovic</i>	
Understanding the Dynamic Perturbative Behaviour of Electrolyte-Gated FET Based Biosensors with Immobilised Nanoparticles.....	185
<i>Naveen Kumar, César Pascual García, Ankit Dixit, Vihar Georgiev</i>	
Electron-Electron Scattering in Non-Parabolic Transport Models	189
<i>Josef Gull, Lado Filipovic, Hans Kosina</i>	
Global Field Heterogeneous Graph Neural Networks for Accelerating Quantum Transport Calculation.....	193
<i>Xiaoxin Xie, Zhijiang Wang, Yuchen Wang, Fei Liu</i>	
Rapid Simulation Framework for Superconducting Qubit Readout System Inverse Design and Optimization.....	197
<i>Albert Lu, Hiu Yung Wong</i>	
Contact Resistance in Monolayer MoS ₂ Edge-Contacts: “Electrostatic” Vs. Substitutional Doping	201
<i>Madhuchhanda Brahma, Maarten L. Van De Put, Edward Chen, Massimo V. Fischetti, William G. Vandenberghe</i>	
Automated Algorithmic Parameter Extraction of TCAD-Based SPAD SPICE Models.....	205
<i>Patryk Maciazek, Isobel Nicholson, Jean-Robert Manouvrier, Denis Rideau, Filip Kaklin, Elsa Lacombe, Mohammed Al-Rawhani, Christel Bu, Sara Pellegrini, Vihar Georgiev</i>	
Simulating Terahertz Plasma Oscillations in Transistors.....	209
<i>Ashwin Tunga, Michael Shur, Matt Grupen, David Hill, Shaloo Rakheja</i>	
First-Principles Study of the Origins of Random Telegraph Noise in MoS ₂ /HBN-Based Field-Effect Transistors	213
<i>Ryong-Gyu Lee, Jiyeon Song, Yong-Hoon Kim</i>	
First-Principles Calculations of Non-Equilibrium Energetics and Polarization Switching in Oxide Ferroelectric Tunnel Junctions.....	217
<i>Kaptan Rajput, Ryong-Gyu Lee, Tae Hyung Kim, Hyeonwoo Yeo, Juho Lee, Yong-Hoon Kim</i>	

Novel Mobility Enhancement Schemes for Next Generation Silicon Carbide (SiC) Trench MOSFET Technology.....	221
<i>Pratik B. Vyas, Ashish Pal, Stephen Weeks, Joshua Holt, Archana Kumar, Lucien Date, Ludovico Megalini, Michel Khoury, Carlos Caballero, Durga Chaturvedula, Michael Chudzik, Siddarth Krishnan, Subi Kengeri, El Mehdi Bazizi</i>	
Cluster-Based Semi-Empirical Model for Dopant Activation in Silicon Carbide	225
<i>Balazs Bamer, Sabine Lerach, Andreas Hossinger, Lado Filipovic</i>	
FuncAnoDe: A Function Level Anomaly Detection in Device Simulation	229
<i>Tae Il Oh, Hong Chul Nam, Chanwoo Park, Hyunbo Cho</i>	
Efficient Quantum Simulations of Devices Based on 2D Materials Including Vertical Heterojunctions	233
<i>A. Sanchez-Soares, T. Kelly, S.-K. Su, E. Chen, J. C. Greer, G. Fagas</i>	
Wafer Edge and Backside Profile Integration with 3-D Process Emulation.....	237
<i>Jiyong Song, Wooyoung Cheon, Yukihide Tsuji, Yuichiro Higuchi, Hisashi Kotakemori, Joo-Mi Kim, Dong Ryul Lee, Shinwook Lee, Yasuyuki Kayama, Jaehoon Jeong, Dae Sin Kim, Sungho Lee</i>	
Tunneling Quantum Correction Potential Model for Drift-Diffusion Simulations of Schottky Contact Resistance.....	241
<i>A. -T. Pham, M. A. Pourghaderi, S. Jin, S. Song, Y. Park, U. Kwon, W. Choi, D. S. Kim</i>	
Improved Compact Modeling of Snapback Behaviour in ESD MOSFETs.....	245
<i>Anant Singhal, Garima Gill, Avinash Lahgere, Girish Pahwa, Harshit Agarwal</i>	
Cation Disorder Limited IGZO Mobility Calculation Based on the Density Functional Theory	249
<i>Seung Hyo Han, Deokhwa Seo, Jun-Hwe Cha, Seiyon Kim, Mincheol Shin</i>	
An Improved Overlap Capacitance Model for LDMOS Transistors Based on the BSIM-BULK Framework.....	253
<i>Ayushi Sharma, Ahtisham Pampori, Mingchun Tang, Ravi Goel, Ahmed Mahmoud, Volker Kubrak, Chenming Hu, Yogesh Singh Chauhan</i>	
Study of Using Variational Quantum Linear Solver for Solving Poisson Equation	257
<i>Nithin Reddy Govindugari, Hiu Yung Wong</i>	
Modeling Row Hammer Effect in 3D Capacitor-Less DRAM Using Triple-Gated Silicon Nanosheet Device	261
<i>Jimin Son, Jun Young Park, Taeun Lee, Sola Woo, Shimeng Yu</i>	
Modeling and Understanding Threshold Voltage and Subthreshold Swing in Ultrathin Channel Oxide Semiconductor Transistors.....	265
<i>Koustav Jana, Shuhan Liu, Kasidit Toprasertpong, Qi Jiang, Sumaiya Wahid, Jimin Kang, Jian Chen, Eric Pop, H.-S. Philip Wong</i>	
Modeling of Trap Generation in 3-D NAND Charge Trap Flash Memory.....	269
<i>Anuj Kumar, Ravi Tiwari, Himanshu Rai, Rashmi Saikia, Arnav Shaurya Bisht, Souvik Mahapatra</i>	
Predictive Simulation of Nanosheet Transistors Including the Impact of Access Resistance.....	273
<i>Tapas Dutta, Fikru Adamu-Lema, Nikolas Xenii, Ali Rezaei, Ankit Dixit, Ismail Topaloglu, Vihar Georgiev, Asen Asenov</i>	

STEM Image Based Structure Generation for Advanced CMOS Devices	277
<i>Felix Widauer, Xaver Klemenschits, Cedrik Balla, Gerhard Rzepa, Jose Maria Gonzalez-Medina, Bonny Dongre, Georg Strof, Zlatan Stanojevic, Markus Karner</i>	
Density Matrix Based Transport in Heterostructure Devices Utilizing Tight-Binding Approaches	281
<i>Mathias Pech, Alan Abdi, Dirk Schulz</i>	
Equipment-Informed Machine Learning-Assisted Feature-Scale Plasma Etching Model	285
<i>Lado Filipovic, Tobias Reiter, Julius Piso, Roman Kostal</i>	

Author Index