

2024 IEEE European Solid-State Electronics Research Conference (ESSERC 2024)

**Bruges, Belgium
9-12 September 2024**



**IEEE Catalog Number: CFP24542-POD
ISBN: 979-8-3503-8814-5**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24542-POD
ISBN (Print-On-Demand):	979-8-3503-8814-5
ISBN (Online):	979-8-3503-8813-8
ISSN:	1930-8833

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

ESSERC 2024 TABLE OF CONTENTS

PLENARY 1: Marc Biron

Date: Tuesday, September 10, 2024

Room: Concertgebouw

Chair(s): Patrick Reynaert, *KU Leuven*

Pivoting for the Future: How Melexis Is Adapting and Innovating for the Future

Marc Biron

Melexis, Belgium

PLENARY 2 : Paul De Bot

Date: Tuesday, September 10, 2024

Room: Concertgebouw

Chair(s): Patrick Reynaert, *KU Leuven*

Leading Edge Semiconductor Technology Drives Innovation and Market Growth

Paul De Bot

Taiwan Semiconductor Manufacturing, Taiwan

PLENARY 3: Luca Benini

Date: Tuesday, September 10, 2024

Room: Concertgebouw

Chair(s): Anne Verhulst, *KU Leuven*

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield 1

Viviane Potocnik¹, Alfio Di Mauro¹, Lorenzo Lamberti², Victor Kartsch¹, Moritz Scherer¹,
Francesco Conti², Luca Benini^{1,2}

¹ETH Zürich, Switzerland; ²University of Bologna, Italy

PLENARY 4: Christian Enz

Date: Tuesday, September 10, 2024

Room: Concertgebouw

Chair(s): Anne Verhulst, *KU Leuven*

Modeling of the MOSFET for the Design of Cryo-CMOS Circuits 5

Christian Enz, Hung-Chi Han, Edoardo Charbon

École Polytechnique Fédérale de Lausanne, Switzerland

Advanced Silicon Devices

Date: Tuesday, September 10, 2024

Room: Auditorium A

Chair(s): Gunnar Malm, *KTH*
Claire Fenouillet-Beranger, *CEA*

P-Type Extended Drain MOSFET Integration on Thin SOI 9

A. Boutayeb^{1,2,3}, D. Golanski¹, F. Guyader¹, S. Joblot¹, F. Baron¹, P. Chantraine¹, Y. Escarabajal¹,
O. Gourhant¹, A. Inard¹, C. Jenny¹, J. Duval¹, S. Delmedico¹, C. Theodorou^{2,3}, F. Ponthenier², J. Lacord²
¹*STMicroelectronics, France*; ²*Université Grenoble Alpes, CEA-Leti, France*;
³*Université Savoie Mont Blanc, CNRS, Grenoble INP, CROMA, France*

A Novel CMOS FEOL-Embedded Asymmetrical FET for Capacitor-Less and Long-Retention DRAM Based on 300mm Logic Foundry Platform 13

Kaifeng Wang¹, Minyue Deng¹, Jiahao Song¹, Chunyu Peng², Yongqin Wu³, Ye Ren³, Xiulong Wu²,
Weihai Bu³, Qianqian Huang^{1,4}, Ru Huang^{1,4}
¹*Peking University, China*; ²*Anhui University, China*; ³*Semiconductor Technology Innovation Center Beijing, China*; ⁴*Beijing Advanced Innovation Center for Integrated Circuits, China*

N2 Nanosheet Pathfinding-PDK (P-PDK3) Including Back-Side PDN 17

Anita Farokhnejad, Siva Satyendra Sahoo, Dawit Abdi, Jack Cousins, Arka Dutta, Gioele Mirabelli,
Venkateswarlu Sankatali, Lynn Verschueren, Sheng Yang, Odysseas Zografos, James Myers,
Pieter Weckx, Marie García-Bardon, Geert Hellings, Julien Ryckaert
Interuniversity Micro Electronics Center IMEC, Belgium

Area-Efficient CFET Dual-Port SRAM with Backside Interconnect 21

D. Abdi, M. Brunion, F. García-Redondo, P. Weckx, J. Boemmels, L. Verschueren, A. Farokhnejad,
M. García-Bardon, G. Hellings, J. Ryckaert
Interuniversity Micro Electronics Center IMEC, Belgium

Digital Processors for AI/ML

Date: Tuesday, September 10, 2024

Room: Auditorium B

Chair(s): Charlotte Frenkel, *TU Delft*
Marian Verhelst, *KU Leuven*

A 22nm 9.51 TOPS/W Neural Engine with 2MB MRAM Leveraging Sparse-Orthogonal Walsh-Hadamard Transform Computations and Dynamic Power Gating 25

Pierre Abillama, Qirui Zhang, Zichen Fan, Hyochan An, Kuan-Yu Chen, Yu Chen, David Blaauw, Dennis Sylvester, Hun-Seok Kim
University of Michigan, United States

AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-Normalized Knuth-Yao Sampling and Inter-Core Register Sharing 29

Shirui Zhao, Nimish Shah, Wannas Meert, Marian Verhelst
Katholieke Universiteit Leuven, Belgium

FSL-HDnn: A 5.7 TOPS/W End-to-End Few-Shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing 33

Haichao Yang, Chang Eun Song, Weihong Xu, Behnam Khaleghi, Uday Mallappa, Monil Shah, Keming Fan, Mingu Kang, Tajana Rosing
University of California, San Diego, United States

MAV-NPU: A 22nm Sparse Neural Network Processor for Real-Time, Resolution-Scalable Vision of Autonomous Micro Aerial Vehicles 37

Siyuan Chen, Ken Mai
Carnegie Mellon University, United States

Amplifiers

Date: Tuesday, September 10, 2024

Room: Room 1+2

Chair(s): Jens Anders, *University of Stuttgart*
Pieter Harpe, *Eindhoven University of Technology*

An Energy Efficient Amplifier with a Closed Loop Gm-Boosting Output Stage for Large Capacitive Loads Achieving 686,685 MHz*pF/ma IFoMS 41

Zhenan Xu¹, Shuang Song¹, Dehong Wang¹, Mengyu Li^{1,2}, Qiuyang Lin², Mingsheng Xu¹, Wanyuan Qu¹, Zhichao Tan¹, Menglian Zhao¹
¹Zhejiang University, China; ²Interuniversity Micro Electronics Center IMEC, Belgium

A 5.34nV/√Hz, 65.9dB PSRR, 0.0068mm²/Channel LNA Array for Pitch-Matched Ultrasound Receiver 45

Pengjie Wang¹, Chaoyue Ma¹, Chao Chen², Zhiliang Hong¹, Jiawei Xu¹
¹Fudan University, China; ²SonoSilicon, China

A 50V Chopper Operational Amplifier with 1.3V/μs Common-Mode Transients Tolerance 49

Shiqi Zhang, Runhao Zhang, Peng Cao, Zhiliang Hong, Jiawei Xu
Fudan University, China

A Single-Stage Inverter Based OTA Using Back-Gate Gain Boosting in 22nm FDSOI CMOS 53

Marcel Runge, Jendrik Kellermann, Philipp Scholz, Enne Wittenhagen, Friedel Gerfers
Technische Universität Berlin, Germany

Power Converters

Date: Tuesday, September 10, 2024

Room: Room 4+5

Chair(s): Nick Van Houtven, *MinDCet*
Joseph Shor, *Bar Ilan University*

A Fully Integrated Recursive Switched-Capacitor DC-DC Converter with Hybrid Hysteresis-CFM Control 57

Shuangmu Li¹, Tianqi Lu¹, Junmin Jiang², Sijun Du¹

¹*Delft University of Technology, Netherlands*; ²*Southern University of Science and Technology, China*

An 80W Single-Inductor DC-DC Architecture for Simultaneous Flash Charging and Dual-Output PoL Supply with 92.1% Peak Efficiency from 15V-to-28V Input to 12.6V/3.3V/1V Outputs Using 1.3mm³ Inductor 61

Xiongjie Zhang¹, Anyang Zhao¹, Xinman Li¹, Yang Jiang¹, Rui P. Martins^{1,2}, Pui-In Mak¹

¹*University of Macau, China*; ²*Universidade de Lisboa, China*

A 0.00043% THD+N 50W Class D Audio Amplifier GaN-Power Stage with High Frequency Residual Cancellation and Anti-Reverse Techniques 65

Rui Jun Ng¹, Sheng Cheng Lee¹, Ching-Tao Hsu¹, Yi-Chun Liao¹, Ke-Horng Chen¹, Kuo-Lin Zheng^{1,2}, Ying-Hsi Lin³, Shian-Ru Lin³, Tsung-Yen Tsai³

¹*National Yang Ming Chiao Tung University, Taiwan*; ²*Chip-GaN Power Semiconductor Corporation, Taiwan*; ³*Realtek Semiconductor Corp., Taiwan*

A 12V-to-42V Input Zero-Voltage Switching Buck Converter Achieving Up to 4.5% Efficiency Improvement 69

Jingyi Yuan, Qingqing Min, Zeguo Liu, Xu Han, Lin Cheng

University of Science and Technology of China, China

High-frequency ADCs

Date: Tuesday, September 10, 2024

Room: Room 6

Chair(s): Muhammed Bolatkale, NXP
Georges Gielen, KU Leuven

A 3.32mW 300MS/s 13b Pipelined SAR ADC Using a Time-Assisted Ringamp with Dynamic Slew Rate and Low-Supply Bias 73

Rucheng Jiang¹, Jerald Yoo²

¹National University of Singapore, Singapore; ²Seoul National University, Korea

A 13b 280MS/s Partial-Interleaving Pipelined-SAR ADC with Active Bias-Enhanced Ring Amplifier and Background Calibration 77

Zhangming Zhu, Dongxian Ye, Dengquan Li, Xin Zhao, Zecheng Zhou, Ruixue Ding

Xidian University, China

A 70dB 40MHz Pipelined-SAR with Digital CLS 81

Marino De Jesus Guzman, Nima Maghari

University of Florida, United States

A Generated 4 GS/s 124.6 mW 8× Time-Interleaved SAR-VCO ADC with 9.1 ENOB 85

Zhaokai Liu^{1,2}, Borivoje Nikolić¹

¹University of California, Berkeley, United States; ²Intel Labs, United States

Ultra-Low Power Wireless Techniques

Date: Tuesday, September 10, 2024

Room: Room 12

Chair(s): Raf Roovers, *NXP*
Gernot Hueber, *United Micro Technology*

**A Low-Noise Always-on Interference-Robust 125Khz Key Fob
Wake-Up Receiver 89**
Remco van de Beek¹, Martin Posch², Thomas Baier², Stylianos Perissakis², Manfred Koller²
¹*NXP Semiconductors N.V., Netherlands*; ²*NXP Semiconductors Austria GmbH Co & KG, Austria*

**Backscattered Software-Defined Radio for Flexible, Reusable and
Upgradeable Transmitters with 34-58 pJ/Bit Energy Across Common
Standards in 180 nm 93**
Ruiyuan Yang, Karim Ali Ahmed, Massimo Alioto
National University of Singapore, Singapore

**A 3mm², Energy-Efficient, Multi-Data-Rate, FDMA Transmitter with
On-Chip Antenna for Next-Generation Neural Implants 97**
Cong Ding, Mingxiang Gao, Anja K. Skrivervik, Mahsa Shoaran
École Polytechnique Fédérale de Lausanne, Switzerland

**A 2.4-GHz 1.2-dBm 8PSK TX Based on a Class-C Injection-Locked
Power Amplifier 101**
Saba Zargham, Ameya Datta, Antonio Liscidini
University of Toronto, Canada

Integer-N PLL based Frequency Synthesizers

Date: Tuesday, September 10, 2024

Room: Room 7+8

Chair(s): Wei Deng, *Tsinghua University*

Dmytro Cherniak, *Infineon Technologies Austria AG*

A 4.3 GHz Digital-Sampling PLL with Noise-Shaping SAR ADC

Phase Detector 105

Matthew R. Belz, Zhengqi Xu, Hsiang-Wen Chen, Seungheun Song, Michael P. Flynn

University of Michigan, United States

A 2.5mW Fully-Passive 2nd-Order Noise-Shaping Bang-Bang PLL with Adaptive DCO Gain Controller Achieving 305-fs_{rms} Jitter and -246.3 dB FoM

..... 109

Zijing Yuan¹, Yu Xin¹, Qianshui Yu¹, Wei Deng², Peiyuan Wan¹, Xu Liu¹, Zhijie Chen¹

¹*Beijing University of Technology, China*; ²*Tsinghua University, China*

A Type-II Reference-Sampling PLL with Non-uniform Octuple-Sampling Phase Detector Achieving 55-Fs Jitter_{RMS}, -91.9-dBc Reference Spur and -259-DB Jitter-Power FOM

..... 113

Hongyu Ren^{1,2}, Yunbo Huang³, Zunsong Yang¹, Tianle Chen^{1,2}, Xianghe Meng¹, Weiwei Yan¹,

Weidong Zhang¹, Zhongmao Li¹, Tetsuya Iizuka⁴, Pui-In Mak³, Yong Chen⁵, Bo Li¹

¹*Institute of Microelectronics of the Chinese Academy of Sciences, China*; ²*University of Chinese Academy of Sciences, China*; ³*University of Macau, China*; ⁴*The University of Tokyo, Japan*

A 7.2G-16GHz ADPLL Based on a Single-Core Dual-Mode DCO 117

Ningyuan Zhang¹, Sihao Zhang¹, Fan Yang¹, Yixiao Wang², Junhua Liu¹, Huailin Liao¹

¹*Peking University, China*; ²*University of British Columbia, Canada*

Advanced Materials for Logic Devices

Date: Tuesday, September 10, 2024

Room: Auditorium A

Chair(s): Guilhem Larrieu, LAAS
Markus Becherer, TU Munich

Integration of GAA Monolayer MoS₂ Nanosheet FETs with Gate First Process for Future 2D CFET Scaling 121

Fengben Xi¹, Himanshu Sharma¹, Xiangyu Wu¹, Tom Schram¹, Daire Cott¹, Robert K. Grubbs¹, Pawan Kumar¹, Tien Dat Ngo¹, Souvik Ghosh¹, Fei Han^{1,2}, Dennis van Dorp¹, Devin Verreck¹, Surajit Sutar¹, Quentin Smets¹, Dennis Lin¹, Kaustuv Banerjee¹, Cesar Javier Lockhart de la Rosa¹, Ludovic Goux¹, Gouri Sankar Kar¹

¹Interuniversity Micro Electronics Center IMEC, Belgium; ²Interuniversity Micro Electronics Center IMEC, Katholieke Universiteit Leuven, Belgium

Design Space Exploration of Oxide Semiconductor-Based Monolithic 3D Gain Cell Memory 125

Tanvir Haider Pantha¹, Sharadindugopal Kirtania², Khandker Akif Aabrar², Sunbin Deng², Suman Datta², Sourav Dutta¹

¹The University of Texas at Dallas, United States; ²Georgia Institute of Technology, United States

Comparative Study of ALD MoS₂ on High-K Dielectrics for the Fabrication of Nanowire FETs 129

M. Rodriguez-Fano, J.M. Pedini, S. Cadot, H. Grampeix, T. Magis, F. Laulagnet, R. Souil, S. Barraud
Université Grenoble Alpes, CEA-Leti, France

High Density 360 /μm Aligned CNT FET with I_{ON} >1 mA/μm at -0.5 v V_D and 30nm L_{ch} 133

Xiangyu Wu¹, Marina Y. Timmermans¹, Lijun Liu^{1,2}, Fengben Xi¹, Himanshu Sharma¹, Zaoyang Lin^{1,2}, Daire Cott¹, Luca Mana¹, Thomas Nuytten¹, Jean-Francois de Marneffe¹, Han Han¹, Steven Brems¹, Ludovic Goux¹, Cesar Javier Lockhart de la Rosa¹, Dennis Lin¹, Gouri Sankar Kar¹

¹Interuniversity Micro Electronics Center IMEC, Belgium; ²Katholieke Universiteit Leuven, Belgium

Digital Compute in Memory for ML

Date: Tuesday, September 10, 2024
Room: Auditorium B
Chair(s): Marian Verhelst, *KU Leuven*
Francesco Conti, *Digital Processing for AI*

HUNBN, a 1.77MB Digital In-Memory-Compute SoC for Edge Applications Achieving 126 TOPs/W (4b) at Macro Level and 24 TOPs/W at SoC Level 137

Weijie Jiang¹, Cedric Caron³, Prabhat Avasare², Marc Pauwels², Marian Verhelst¹, Wim Dehaene¹
¹*Katholieke Universiteit Leuven, Belgium*; ²*Sony DepthSensing Solutions, Belgium*;
³*Sony Europe B.V., Belgium*

DPIM: A 19.36 TOPS/W 2TIC eDRAM Transformer-in-Memory Chip with Sparsity-Aware Quantization and Heterogeneous Dense-Sparse Core 141

Donghyuk Kim¹, Jae-Young Kim¹, Hyunjun Cho¹, Seungjae Yoo¹, Sukjin Lee¹, Sungwoong Yune¹,
Hoichang Jeong², Keonhee Park², Ki-Soo Lee³, Jongchan Lee³, Chanheum Han³, Gunmo Koo⁴,
Yuli Han⁴, Jaejin Kim⁴, Jaemin Kim⁴, Kyuho Jason Lee², Joo-Hyung Chae³, Kunhee Cho⁴, Joo-
Young Kim¹
¹*Korea Advanced Institute of Science and Technology, Korea*; ²*Ulsan National Institute of Science
and Technology, Korea*; ³*Kwangwoon University, Korea*; ⁴*Kyungpook National University, Korea*

NeRF-Learner: A 2.79mJ/Frame NeRF-SLAM Processor with Unified Inference/Training Compute-in-Memory for Large-Scale Neural Rendering 145

Yiqi Jing¹, Yiyang Sun¹, Meng Wu¹, Zhaolongtai Zhu¹, Jiaqi Zhou¹, Ru Huang¹, Le Ye^{1,2}, Tianyu Jia¹
¹*Peking University, China*; ²*Advanced Institute of Information Technology of Peking University, China*

A 28nm 0.25–0.61mW 31–60fps Versatile SoC for Diverse Extreme Edge ML Workloads with Flexible Hetero-Fabric Dataflow Orchestration and Compute/Storage-Density-Adjustable CIM 149

Yaolei Li¹, Wenbin Jia¹, Xinyuan Lin¹, Songming Yu¹, Yifan He¹, Wenxun Wang¹, Xiang Li¹, Lu Zhang¹,
Yixuan Xie¹, Junyan Lin¹, Huazhong Yang¹, Hongyang Jia¹, Jinshan Yue², Yongpan Liu¹
¹*Tsinghua University, China*; ²*Institute of Microelectronics of the Chinese Academy of Sciences, China*

Cryo-CMOS Circuits & Devices for Quantum Computing

Date: Tuesday, September 10, 2024

Room: Room 1+2

Chair(s): Masoud Babaie, *TU Delft*

Robert Bogdan Staszewski, *University College Dublin*

A 12.8mW/Channel Cryogenic RF-AWG in 14nm FinFET for Transmon

Qubit Control 153

S. Chakraborty¹, K. Tien¹, D. Frolov¹, D. Frank¹, P. Rosno², M. Yeck¹, J. Bulzacchelli¹, C. Baks¹, R. Richetta², T. Schmerbeck², D. Underwood¹, J. Glick¹, R. Robertazzi¹, A. Carter², B. Snell², D. Ramirez², K. Inoue¹, D. Wisnieff², D. Moertl², J. Betke², S. Lekuch¹, J. Timmerwille¹, R. Joshi¹, A. Davies², P. Song¹, B. Gaucher¹, D. Friedman¹

¹IBM T. J. Watson Research Center, United States; ²IBM Systems, United States

Compact Frequency Multiplexed Readout of Silicon Quantum Dots in

Monolithic FDSOI 28nm Technology 157

Quentin Schmidt¹, Baptiste Jadot¹, Brian Martinez¹, Thomas Houriez¹, Adrien Morel⁶, Tristan Meunier^{3,4}, Gaël Pillonnet¹, Gérard Billiot¹, Aloysius Jansen², Xavier Jehl², Yvain Thonnart⁵, Franck Badets¹

¹Université Grenoble Alpes, CEA-Leti, France; ²Université Grenoble Alpes, CEA, IRIG, PHELIQS, France; ³Université Grenoble Alpes, CNRS, Institut Néel, France; ⁴Quobly, France;

⁵Université Grenoble Alpes, CEA-List, France; ⁶Université Savoie Mo

A 40 GS/S 8b-DAC SST-TX in 7 nm FinFET CMOS for Cryogenic Quantum

Applications with 32kB SRAM-Based RF-DDS AWG 161

Marcel Kossel, Matthias Brändli, Mridula Prathapan, Thomas Morf, Pier Andrea Francese, Cezar Zota, Andrea Ruffino, Paula Sánchez Almagro, Maria Vittoria Oropallo, David Heim, Peter Müller

IBM Research Europe-Zürich, Switzerland

Cryogenic Front-to-Back Coupling in FD-SOI for Tunable Qubits by

Localized Metallic Back-Gate 165

F. Bersano¹, M. Ghini¹, I. Bouquet², E. Collette¹, N. Martinolli¹, M. Luisier², A.M. Ionescu¹

¹École Polytechnique Fédérale de Lausanne, Switzerland; ²ETH Zürich, Switzerland

Wireless Rectifiers & Chargers

Date: Tuesday, September 10, 2024
Room: Room 4+5
Chair(s): Tom Van Breussegem, *ICSense*
Ronan Van der Zee, *University of Twente*

A Switching-Mode Single-Stage Dual-Output Regulating Rectifier Achieving 92.33% Efficiency and Extended Range for Wireless Power Transfer 169

Tianqi Lu, Sijun Du
Delft University of Technology, Netherlands

A 170mV-to-1.8V Input Voltage Range DC-DC Boost Converter Using a 100nH Air-Coil with Sub- μ A Quiescent Current 173

Wenxiang Yu^{1,2}, Stefano Stanzione³, Christina Avdikou¹, Chris Van Hoof^{1,2}, Georges Gielen¹, Nick Van Helleputte²
¹*Katholieke Universiteit Leuven, Belgium*; ²*Interuniversity Micro Electronics Center IMEC, Belgium*;
³*Holst Centre, TNO, Stichting imec Nederland, Netherlands*

A 6.78MHz Semi-synchronous Rectifier for Deep Biomedical Implant Applications 177

Jesse Pasterkamp¹, Carmine Garripoli¹, Mario Konijnenburg¹, Nick Van Helleputte², Stefano Stanzione¹, Eugenio Cantatore³
¹*Stichting imec Nederland, Netherlands*; ²*Interuniversity Micro Electronics Center IMEC, Belgium*;
³*Technische Universiteit Eindhoven, Netherlands*

A 6.78-MHz Wireless Single-Stage Resonant CC-CV Charger with Automatic Coupling Range Extension Scheme for Implantable Medical Devices 181

Byeongwoo Yoo, Joongyu Kim, Minjae Kim, Minsung Kim, Jeongho Choi, Daehong Kim, Gunwook Park, Sung-Yun Park
Pusan National University, Korea

Optical & Transmitter Techniques for High Speed Wireline

Date: Tuesday, September 10, 2024

Room: Room 6

Chair(s): Johan Bauwelinck, Ghent University–imec
Athanasios Ramkaj, AMD

Optical Injection-Locked Oscillator with Integrated Schottky Photodiode in 65 nm CMOS 185

Arnaud Van Mieghem, Michiel Steyaert, Filip Tavernier
Katholieke Universiteit Leuven, Belgium

A 80 GB/S PAM4 CMOS Transmitter Integrated with Two-Segment Silicon Microring Modulator 189

Ankur Kumar¹, Yuan Yuan², Ruida Liu¹, Zhihong Huang², Inhyun Kim¹, Marco Fiorentino²,
Raymond Beausoleil², Samuel Palermo¹
¹*Analog Mixed Signal Center, Texas A&M University, United States;*
²*Hewlett Packard Enterprise, United States*

A NRZ/PAM4 SST TX in 5nm FinFET CMOS with 3-Tap FFE and 0.7pJ/b Efficiency at 100 GB/S PAM4 193

Marcel Kossel, Matthias Brändli, Pier Andrea Francese, Thomas Morf
IBM Research Europe-Zürich, Switzerland

A 128Gb/S Hybrid DAC-Based PAM-4 Transmitter with Constant 1.2Vppd Output Swing over PVT in 8nm FinFET 197

Minsoo Choi¹, Hiep Pham¹, Hyojun Kim¹, Enhao Mai¹, Haojiang Li¹, Qilin Gu¹, Xingliang Zhao¹,
Jeiyong Lee², Chih-Wei Yao¹, Sangwon Son¹
¹*Samsung Semiconductor, Inc., United States;* ²*Samsung Electronics Co. Ltd, Korea*

Image Sensors

Date: Tuesday, September 10, 2024

Room: Room 12

Chair(s): Cedric Tubert, *STMicroelectronics*
Istvan Gyongy, *University of Edinburgh*

A DVGA Indirect Time-of-Flight Image Sensor with 3.5 μ m Pixel in 65nm/65nm Stacked BSI CMOS Technology 201

Markus Hänslér¹, Carl Philipp Koppen², Matthias Franke², Samuel Freywald², Martin Flatscher¹, Markus Dielacher¹, Robert Lobnik¹, Jens Prima², Tobias Mono¹, Stephan Böhmer²
¹*Infineon Technologies AG, Austria/Germany*; ²*pmdtechnologies AG, Germany*

SciDVS: A Scientific Event Camera with 1.7% Temporal Contrast Sensitivity at 0.7 Lux 205

Rui Graca, Sheng Zhou, Brian McReynolds, Tobi Delbruck
Institute of Neuroinformatics, University of Zürich, ETH Zürich, Switzerland

A 20×20-Pixels Mixed-Signal Silicon Photomultiplier with On-Chip Adjustable Front-End for Background Light Rejection 209

Arianna Morciano^{1,2}, Massimo Gandola², Matteo Perenzoni³, Leonardo Gasparini², Antonio Vincenzo Radogna¹, Stefano D'Amico¹
¹*University of Salento, Italy*; ²*Fondazione Bruno Kessler, Italy*; ³*Sony Semiconductor Solutions, Italy*

A Monolithically Integrated 640 × 512 CMOS-Perovskite Image Sensor 213

Xiaochen Wang, Hao Ning, Guangcai Hu, Yunlong Li, Yongliang Xie, Jiangming Lin, Cheng Zhuo, Srikrishna Chanakya Bodepudi, Yong Wang, Bin Yu, Yang Xu
Zhejiang University, China

DTCO & System-Level Modeling

Date: Tuesday, September 10, 2024

Room: Room 7+8

Chair(s): Zlatan Stanojevic, *Global TCAD*
Jens Trommer, *Namlab*

Speeding-Up Emerging Device Development Cycles by Generating Models via Machine-Learning Directly from Electrical Measurements 217

J. Trommer¹, M. Reuter², N. Bhattacharjee¹, Y. He^{1,4}, V. Sessi³, M. Drescher³, M. Zier³, M. Simon¹, K. Ruttloff³, K. Li³, A. Zeun³, A.-S. Seidel³, C. Metze³, M. Grothe³, S. Jansen³, G. Galderisi¹, V. Havel¹, S. Slesazek¹, J. Hoentschel³, K. Hofmann², T. Mikolajick^{1,4}

¹*Namlab gGmbH, Germany*; ²*Technische Universität Darmstadt, Germany*;

³*GlobalFoundries Fab1 LCC & Co. KG, Germany*; ⁴*Technische Universität Dresden, Germany*

Layout Dependent Effect Analysis and Modeling for Comprehensive, Practical Layout Patterns in 18nm FDSOI Technology 221

Dongwoo Lim, Hyotae Choo, Jooyoung Song, Sungjae Lee
Samsung Foundry, Korea

Ring Oscillator DTCO Using Machine Learning Approach Based on TCAD ... 225

Tom Herrmann¹, Paul Jungmann¹, Eduardo Silva², Nicki Mika¹, Alban Zaka¹

¹*GlobalFoundries Dresden, Germany*; ²*GlobalFoundries Inc., United States*

Cold CMOS for Sustainable Datacenters 229

Arnout Beckers, Alexander Grill, Arvind Sharma, Maarten Van de Put, Marie García-Bardon, Geert Hellings

Interuniversity Micro Electronics Center IMEC, Belgium

PLENARY 5: Aida Todri-Sanial

Date: Wednesday, September 11, 2024

Room: Auditorium A

Chair(s): James Myers, *imec*

Computing with Physics – Theory, Devices and Circuit Design Perspective

Aida Todri-Sanial

Eindhoven University of Technology, Netherlands

Power & mmWave Devices

Date: Wednesday, September 11, 2024

Room: Auditorium A

Chair(s): Jean-Pierre Raskin, *UCL*
Mikael Östling, *KTH*

Understanding the Electrical Impact of DTI Induced Dislocations on Smart Power Devices 233

Michele Basso, Damiano Riccardi, Selene Colombo, Pierpaolo Monge Roffarello,
Jacopo Frascaroli, Isabella Mica
STMicroelectronics, Italy

Demonstration of Ultra Low 2DEG Sheet Resistance Using Al-Enriched AlGa_xGa_{1-x}N/AIN/GaN Heterojunction 237

C. Piotrowicz^{1,2}, N. Malbert², S. Torrenco¹, A. Olivier¹, B. Mohamad¹
¹*Université Grenoble Alpes, CEA-Leti, France;* ²*IMS, CNRS, University of Bordeaux, Bordeaux INP, France*

InAlN/GaN-on-Si HEMTs with an InGaN Back Barrier for MM-Wave Applications 241

Rana ElKashlan¹, Hao Yu¹, Uthayasankaran Peralagu¹, Sachin Yadav¹, Babak Kazemi¹,
Alireza Alian¹, Sourish Banerjee¹, Dongping Xiao¹, Bertrand Parvais^{1,2}, Nadine Collaert¹
¹*Interuniversity Micro Electronics Center IMEC, Belgium;* ²*Vrije Universiteit Brussels, Belgium*

BEOL Varactors Based on HfO₂/ZrO₂ Superlattice for mmWave Applications 245

Sukhrob Abdulazhanov¹, Quang Huy Le¹, David Lehninger¹, Ayse Sünbül¹, Thomas Kämpfe¹,
Gerald Gerlach²
¹*Fraunhofer Institute for Photonic Microsystems IPMS, Germany;* ²*Dresden University of Technology, Germany*

Systems on Chip & Accelerators

Date: Wednesday, September 11, 2024

Room: Auditorium B

Chair(s): Christoph Studer, *ETH Zurich*
Sylvain Clerc, *STMicroelectronics*

A 18nm FD-SOI CMOS 6.38mW 15fps 8-Bit Features 14.8μJ/Inference QVGA Road-Traffic Monitoring Edge AI SoC Demonstrator 249

Sylvain Clerc¹, Emilien Taly¹, Vincent Heinrich², Nathan Bain¹, Ali Oudrhiri³, Lucille Krauth², Alexandre Blampey², Christophe Le Blanc², Stefano Bernabovi², Anne Lafage², Anas Benalla², Bruno Paille¹, Jerome Potot², Didier Gueze¹, Damien Riquet¹, Sebastien Marchal¹, Dominique Bousquet¹, Raphael Gras¹, Stephane Lacouture¹, Roberto Guizzetti¹, Christophe-Victor Mangano¹, Christophe Lecocq¹, Stephane Hulot¹, Mourad Djouder¹, Sylvain Biard¹, Olivier Weber¹, Robin Wilson¹, Fabien Nimsgern¹, Andrea Cathelin¹, Franck Arnaud¹, Pascal Urard¹
¹STMicroelectronics, France; ²ASYGN SAS, France; ³LIP6, Sorbonne University, France

A 28nm 4.96 TOPS/W End-to-End Diffusion Accelerator with Reconfigurable Hyper-Precision and Unified Non-matrix Processing Engine 253

Sungyeob Yoo, Geonwoo Ko, Seri Ham, Seeyeon Kim, Yi Chen, Joo-Young Kim
Korea Advanced Institute of Science and Technology, Korea

A 1095 PJ/B 219 Mb/S Application-Specific Instruction-Set Processor for Distributed Massive MIMO in 22FDX 257

Mohammad Attari, Jesús Rodríguez Sánchez, Ove Edfors, Liang Liu
Lund University, Sweden

A 1.2mm² 416mW 1.44M Mat/S 64×16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX 261

Darja Nonaca, Christoph Studer
ETH Zürich, Switzerland

References & Filters

Date: Wednesday, September 11, 2024

Room: Room 1+2

Chair(s): Piero Malcovati, *University of Pavia*
Michiel Steyaert, *KU Leuven*

A Self-Regulated Reference Generator with Picowatt-VR-Embedded Amplifier Achieving 0.0174%/V LS and -88dB PSRR 265

Chutham Sawigun¹, Joan Aymerich¹, Burak Kahraman², Jose Cisneros Fernandez¹, Xiaolin Yang¹, Carolina Mora Lopez¹

¹*Interuniversity Micro Electronics Center IMEC, Belgium;*

²*Worcester Polytechnic Institute, United States*

A 0.0102mm² 4.62nW Process-Skew and Temperature Compensated Current Reference Operating from -40°C to 125°C with 297ppm/°C 269

Geunyong Choi¹, Jae-Yoon Sim¹, Youngwoo Ji²

¹*Pohang University of Science and Technology, Korea;* ²*Hanbat National University, Korea*

Event-Driven Voltage Reference with Bandgap-Class Temperature Coefficient Across-Corner with 100-pW Power at 0.8 V 273

Luigi Fassio, Hoang Hong Hanh, Massimo Alioto

National University of Singapore, Singapore

A 94.7-DB Dynamic Range Fully Passive Switched-Capacitor Low-Pass Filter with Enhanced Selectivity and Passive Gain 277

Farzan Rezaei, Loai G. Salem

University of California, Santa Barbara, United States

5G-6G Front-ends

Date: Wednesday, September 11, 2024
Room: Room 4+5
Chair(s): Philippe Cathelin, *STMicroelectronics*
Manuel Barragan, *University Grenoble*

A 21.3-to-30.1 GHz Reversed Current-Reuse LNA with Load Regulation Enhancing Wideband Noise and Input Matching 281

Chenglong Liang, Suyuan Gan, Bingjun Tang, Zixun Gao, Qian Dong, Ya Zhao, Yi Xie, Youze Xin,
Bing Zhang, Dan Li, Li Geng
Xi'an Jiaotong University, China

A 25.6–60.0 GHz LNA with Inter-stage Magnetic Coupling for Dual-Resonance Bandwidth Extension in 16nm-FinFET 285

Mingi Yeo, David Dolt, Yu-Lun Luo, David Reents, Samuel Palermo
Analog Mixed Signal Center, Texas A&M University, United States

A Ku-Band GaN MMIC Push-Pull Power Amplifier with Coupled-Line Balun and Capacitive Neutralization for 6G Applications 289

Han Zhou, Haojie Chang, Christian Fager
Chalmers University of Technology, Sweden

Wireline Receiver & Signalling Techniques

Date: Wednesday, September 11, 2024

Room: Room 6

Chair(s): Armin Tajalli, *University of Utah*
Friedel Gerfers, *Technische Universität Berlin*

A 0.07-pJ/b/dB 32-GB/S Receiver with Pattern-Based Baud-Rate CDR and DFE Adaptation Using 2UI Integrator without Data-Level Reference 293

Suil Kang¹, Young-Wook Kim¹, Sinho Lee¹, Junhak Kim¹, Haram Ju², Kwangho Lee²,
Sunggon Shin², Kwanso Park¹

¹Yonsei University, Korea; ²Korea Electronics Technology Institute, Korea

A 112-GB/S PAM-4 Receiver with Ultra-Fine Gain-Adjustment CTLE and Novel Sample-and-Reset Slicer in 28-nm CMOS 297

Renjie Tang¹, Ka'Nan Wang¹, Huanfa Sun¹, Chenyao Cao¹, Shangjie Wei¹, Yu Su¹, Yukun He¹,
Xi'An Chen¹, Haidong Yang², Shengzhang Lin², Yang Xiao², Min Li², Lei Wang², Xiaoyan Gui¹

¹Xi'an Jiaotong University, China; ²T-Head Semiconductor Co., Ltd, China

A 4-Channel 60Gb/S Aggregate & 0.167pJ/bit/dB Transceiver Achieving 33% Higher Pin-Efficiency over Differential Using 4b6w Balanced Coding 301

Xiaohui Lin¹, Mohamed Megahed^{1,2}, Bella Bose¹, Tejasvi Anand¹

¹Oregon State University, United States; ²MediaTek, United States

A 61.4Gb/s/mm 1.42-pJ/B Symmetric Correlated Coding Wireline Transceiver with Single-Ended Crosstalk Cancelling for D2D Interconnection 305

Geng Zhang, Ming-Che Lai, Fang-Xu Lv, Li-Quan Xiao, Wei-Xia Xu, Liang-Yong Yuan,
Rui-Xiao Kuai, Heng Huang, Ke-Wei Xin

National University of Defense Technology, China

Low Phase Noise LC-VCOs

Date: Wednesday, September 11, 2024

Room: Room 12

Chair(s): Akshay Visweswaran, *Nokia Bell Labs*
Fabio Padovan, *Infineon Technologies Austria AG*

A 9.9–11.8 GHz CMOS Dual-Core Class-F_{2,3} VCO Achieving 190.4 dBc/Hz FoM with Inter-Core-Shaping 309

Ziqi Liu, Xuan Wang, Shutao Ye, Xu Wu, Xiangning Fan, Lianming Li
Southeast University, China

A 6.4-to-16.1GHz Hybrid Parallel-Series Resonator Mode-Switching Oscillator with 206.6dBc/Hz FoM_T at 1MHz Offset in 40nm CMOS 313

Zhen Li¹, Xing Quan², Xiaodong Zhao¹, Yuanyuan Cui¹, Yiqi Zhuang², Xunying Zhang¹
¹*Northwestern Polytechnical University, China*; ²*Xidian University, China*

-123.1 To -121.4-dBc/Hz, Little-Phase-Noise-Variation VCO over 8.9 to 11.2 GHz under Cryogenic Temperature Using Optimal Common-Mode Control 317

Yusuke Wachi, Takayasu Norimatsu, Yusuke Kanno, Takashi Ogawa, Satoru Akiyama, Ryuta Tsuchiya, Hiroyuki Muzuno
Hitachi, Ltd., Japan

A 54.6–65.1 GHz Multi-Path-Synchronized 16-Core Oscillator Achieving -131.4 dBc/Hz PN and 195.8 dBc/Hz FoMT at 10 MHz Offset in 65nm CMOS 321

Xiangxun Zhan¹, Jun Yin¹, Rui P. Martins^{1,2}, Pui-In Mak¹
¹*University of Macau, China*; ²*Universidade de Lisboa, China*

Devices for Imaging

Date: Wednesday, September 11, 2024

Room: Room 7+8

Chair(s): Sara Pellegrini, *STMicroelectronics*
Daniele Perenzoni, *Sony*

Junction Design for High Performance Backside-Illuminated Single Photo

Avalanche Diodes 325

Sun-Ho Oh¹, Jongchae Kim¹, Jaehyung Jang¹, Hanseung Lee¹, Suhyun Yi¹, Hoonmoo Choi¹, Namil Kim¹, Pyongsu Kwag¹, Yongtae Gim¹, Jongeun Kim¹, Kyungsu Byun¹, Minkyu Kim¹, Sangyoung Lee¹, Seunghyun Yoon¹, Ahyoung Cho¹, Taejun Baek¹, Sooyoung Park¹, Kwangjun Cho¹, Eunsung Park², Myung-jae Lee², Kyung-Do Kim¹, Wonje Park¹, Juhyun Cho¹, Hoesam Jeong¹, Hoon-Sang Oh¹, Changrock Song¹

¹*SK hynix Inc., Korea*; ²*Korea Institute of Science and Technology, Korea*

Vertical Transfer Gate Shape Impact on Full Well and Transfer

Capabilities in a Photogate Pixel 329

Louis Stephan^{1,2}, Jean-Pierre Carrère¹, Pierre Malinge¹, Emilie De Pretto¹, Eric Vire¹, Guo-Neng Lu²

¹*STMicroelectronics, France*; ²*Université Claude Bernard Lyon 1, Institut des Nanotechnologies de Lyon, France*

Enhancement of PDE and Noise Characteristics by Trench Guide with 2x2

Small Lens Array and Backside Pixel Isolation for 7µm SPAD Pixel 333

Hanseung Lee, Jongchae Kim, Jaehyung Jang, Kyungsu Byun, Jongmin An, Sueon Hwang, Jaehyun Park, Hoonmoo Choi, Sun-Ho Oh, Suhyun Yi, Yongtae Gim, Namil Kim, Pyongsu Kwag, Minkyu Kim, Sangyoung Lee, Jihee Han, Minsang Yu, Taejun Baek, Ahyoung Cho, Seunghyun Yoon, Sooyoung Park, Seokhyun Kim, Kwangjun Cho, Kyung-Do Kim, Wonje Park, Juhyun Cho, Hoesam Jeong, Hoon-Sang Oh, Changrock Song

SK hynix Inc., Korea

Reliability & Characterization

Date: Wednesday, September 11, 2024

Room: Auditorium A

Chair(s): Erik Bury, imec
Tibor Grasser, TU Wien

Thermal Insights into 3D Packaging of a High-Performance Server SoC in Advanced Nanosheet Technology 337

Nitish Kumar^{1,2,3}, Yukai Chen¹, Venkateswarlu Sankatali¹, Subrat Mishra¹, Ankur Gupta³,
Pushpapraj Singh³, Francky Catthoor^{1,2}, James Myers¹, Julien Ryckaert¹, Dwaipayan Biswas¹
¹Interuniversity Micro Electronics Center IMEC, Belgium; ²Katholieke Universiteit Leuven, Belgium;
³Indian Institute of Technology Delhi, India

Cryogenic Temperature Effects on 16nm FinFET Performance and Mismatch 341

Edoardo Catapano^{1,2}, Alexander Grill², Pablo Saraza Canflanca², Javier Diaz Fortuny², Erik Bury²,
Adrian Chasin², Ben Kaczer², Kristiaan de Greve^{1,2}, Valeri Afanasiev^{1,2}
¹Katholieke Universiteit Leuven, Belgium; ²Interuniversity Micro Electronics Center IMEC, Belgium

On the Output Conductance Dispersion Due to Traps and Self-Heating in Large Bulk, FDSOI and FinFET nMOS Devices 345

L. Tondelli¹, A.J. Scholten², R. Asanovski¹, R.M.T. Pijper², T.V. Dinh³, L. Selmi¹
¹Università degli Studi di Modena e Reggio Emilia, Italy; ²NXP Semiconductors N.V., Netherlands;
³NXP Semiconductors Inc, United States

Integration of High-K Metal Gate (HKMG) to Core/Peri Transistors of DRAM Addressing Reliability Issues 349

Chan Sic Yoon, Chan-Wool Bae, Kiseok Lee, Hoin Lee, Sung Ho Jang, Yongseok Ahn,
Bong-Soo Kim, Seguen Park, Jemin Park
Samsung Electronics Co. Ltd, Korea

SRAM-based Analog Compute-in-Memory

Date: Wednesday, September 11, 2024

Room: Auditorium B

Chair(s): Antoine Frappé, *University of Lille*
Andreas Burg, *EPFL*

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-Based In-Memory Computing 353

Ashkan Moradifirouzabadi, Divya Sri Dodla, Mingu Kang
University of California, San Diego, United States

A Switched-Capacitor SRAM In-Memory Computing Macro with High-Precision, High-Efficiency Differential Architecture 357

Jinseok Lee, Bonan Zhang, Naveen Verma
Princeton University, United States

AR-CIM: A 460.22TOPS/W SRAM-Based Analog Reconfigurable Computing-in-Memory Macro with 1/2/4/8-Bit Variable Precision 361

Byeongseon Choi¹, Edward Choi¹, Donghyeon Yi¹, Jiho Chun¹, Sohmyung Ha², Ik-Joon Chang³, Minkyu Je¹

¹*Korea Advanced Institute of Science and Technology, Korea;*

²*New York University Abu Dhabi, U.A.E.;* ³*Kyung Hee University, Korea*

A 28-nm 0.8M-Weights/mm² 9.1-TOPS/mm² SRAM-Based All-Analog Compute-in-Memory Using Fine-Grained Structured Pruning with Adaptive-Ranging ADC 365

Kota Shiba^{1,2}, Zhijie Zhan², Koji Nii¹, Yih Wang³, Tsung-Yung Jonathan Chang³, Atsutake Kosuge², Mototsugu Hamada², Tadahiro Kuroda²

¹*Taiwan Semiconductor Manufacturing Company Limited, Japan;* ²*The University of Tokyo, Japan;* ³*Taiwan Semiconductor Manufacturing Company Limited, Taiwan*

Innovations in SAR ADCs

Date: Wednesday, September 11, 2024

Room: Room 1+2

Chair(s): Burak Gonen, *Ethernovia*
Marco Zamprogno, *ST*

A 13b 40MS/S SAR ADC with Robust kT/C Noise Cancellation Using a Feedback Auxiliary Amplifier 369

Jongyoon Won, Byeongjin Son, Yigi Kwon, Junghyun Yoon, Youngcheol Chae
Yonsei University, Korea

A 0.0045mm² 31.5uW 312.5kHz-BW 2nd-Order Noise-Shaping SAR ADC with a Dynamic-Bulk-Switching Single-Transistor Amplifier 373

Jiajia Cui¹, Siyuan Ye¹, Jihang Gao¹, Xinhang Xu¹, Yaohui Luan¹, Jie Li¹, Zhuoyi Chen¹, Yandong He¹,
Ru Huang¹, Le Ye^{1,2}, Linxiao Shen¹
¹*Peking University, China*; ²*Advanced Institute of Information Technology, Peking University, China*

A 4.2fJ/cs 2GSps 7.4B ENOB Loop-Unrolled SAR ADC for UWB Receivers, with Two Comparator Types and Wide Input Common-Mode Range 377

Elbert Bechthum, Roland van Wegberg, Paul Detterer, Yao-Hong Liu
Interuniversity Micro Electronics Center IMEC, Netherlands

A Reconfigurable SAR ADC Based on Nested Quantized-Analog Sample and Hold 380

Armin Choopani, Guanhua Cong, Justin Yonghu Kim, Antonio Liscidini
University of Toronto, Canada

Above One Decade BW Building Blocks

Date: Wednesday, September 11, 2024

Room: Room 4+5

Chair(s): Danilo Manstretta, *University of Pavia*
Mark Oude Alink, *University of Twente*

A 0.25–2.7 GHz, 0.6 V, 1.59 mW Auxiliary-Path-Free Noise-Cancelling Low-Noise Amplifier in 28 nm CMOS 384

Zhe Liu¹, Rucheng Jiang², Chirn Chye Boon¹

¹Nanyang Technological University, Singapore; ²National University of Singapore, Singapore

A Compact 0.1–19.7GHz Ultra-Wideband Power Amplifier with ± 0.5 dB Gain Ripple in 28nm CMOS Process 388

An Sun¹, Haoqi Qin¹, Hao Xu^{1,2}, Na Yan^{1,2}

¹Fudan University, China; ²Jiashan Fudan Institute, China

A 1.5-to-23.5 GHz High-Power-Density Distributed PA Achieving 150.5 GB/S Data Rate with 14.4 dBm P_{avg} Supporting 64/128/256-QAM in 40-nm CMOS 392

Yunhao Li¹, Yun Wang¹, Sicheng Han¹, Ziyang Deng¹, Wen Zuo¹, Wei Li¹, Yue Lin², Hongtao Xu¹

¹Fudan University, China; ²ICLEGEND MICRO, China

A DC-Coupled Active Balun with 28 GHz Bandwidth and 0.3 DB-3.5° Amplitude – Phase Error in 40-nm CMOS 396

Berke Gungor, Patrick Reynaert

Katholieke Universiteit Leuven, Belgium

Emerging Devices

Date: Wednesday, September 11, 2024

Room: Room 6

Chair(s): Louis Hutin, *CEA Leti*
Manuel Le Gallo, *IBM*

Access Region Resistance in Graphene Dirac-Source FETs:

A Transfer-Matrix Based Study 400

Erica Baccichetti, David Esseni
University of Udine, Italy

A Novel Ferroelectric FET Based Multibit Content Addressable Memory with Dynamic and Static Modes for Energy-Efficient

Training and Inference 404

Weikai Xu¹, Jin Luo¹, Boyi Fu¹, Zerui Chen¹, Zhiyuan Fu¹, Kaifeng Wang¹, Qianqian Huang^{1,2,3},
Ru Huang^{1,2,3}
¹*Peking University, China*; ²*Beijing Advanced Innovation Center for Integrated Circuits, China*;
³*Chinese Institute for Brain Research, China*

Understanding the Impact of the Dielectric Layer in Modulating the TER of FTJ Devices 408

Luca Carpentieri¹, Suzanne Lancaster¹, Thomas Mikolajick², Stefan Slesazeck¹
¹*NamLab gGmbH, Germany*; ²*NamLab gGmbH & Technische Universität Dresden, Germany*

Low-Energy, High-Accuracy Convolutional Network Inference in 3D

Crosspoint (3DXP) Arrays 412

F. Carletti¹, M. Farronato¹, N. Lepri¹, I. Tortorelli², A. Pirovano², P. Fantini², D. Ielmini¹
¹*Politecnico di Milano, Italy*; ²*Micron Technology, Italy*

Biomedical Sensors

Date: Wednesday, September 11, 2024

Room: Room 12

Chair(s): Mirjana Banjevic, *Sensirion*
Pawel Grybos, *AGH UST*

A 0.00175 Mm²/Channel Direct-Digitization Frontend with Automatic EDO/Drift Compensation for Floating Subcortical Neural Probes 416

Daniel De Dorigo, Daniel Wendler, Roman Willaredt, Christoph Grandauer, Matthias Kuhl, Yiannos Manoli

Institut für Mikrosystemtechnik, University Freiburg, Germany

A 376 μ W Per-Channel, Drift-Tolerant Translocation Recording Frontend with Event Detection for Nanopore Sensor Arrays 420

Aurojyoti Das^{1,2}, Qiuyang Lin¹, Yixiong Hu¹, Wim Sijbers¹, Eric Beamish¹, Juliette Gevers^{1,2}, Chris Van Hoof^{1,2}, Georges Gielen^{1,2}, Nick Van Helleputte¹

¹*Interuniversity Micro Electronics Center IMEC, Belgium;* ²*Katholieke Universiteit Leuven, Belgium*

A CMOS Molecular Sensor for Personalized Diagnostics Featuring Enzyme-Free Reading and Encoding of Viral Variants at Single-Nucleotide Resolution 424

Marco Saif, Fuze Jiang, Hangxing Liu, Adam Wang, Zhikai Huang, Yuguo Sheng, Dongwon Lee, Thomas Burger, Hua Wang

ETH Zürich, Switzerland

A 206-Element, 250- μ W/Channel, 87-MHz Ultrasound Linear-Array Receiver with Monolithically Integrated Transducers for Photoacoustic Tomography 428

Volkan Arslan¹, Onuralp Karatum¹, Jeffrey Sherman¹, Jakub Jadwiszczak¹, Prashant Muthuraman¹, Sinan Yilmaz¹, Ilke Uguz¹, Lei Li², Kenneth L. Shepard¹

¹*Columbia University in the City of New York, United States;* ²*Rice University, United States*

Cellular & IoT Subsystems

Date: Wednesday, September 11, 2024
Room: Room 7+8
Chair(s): Antonio Liscidini, *University of Toronto*
Davide Guermandi, *iCana*

A Wideband Low Impedance 6W Transmitter for 5G Base Stations in 22 nm FD-SOI CMOS 432

Christian Elgaard, Bengt Edholm, Tony Pålsson, Mohammed Abdulaziz, Florent Torres, Fabien Mesquita, Martin Hansson, Daniel Eckerbert, Stefan Andersson, Sven Mattisson, Henrik Sjöland
Ericsson Research, Sweden

A Highly Tunable RF Self-Interference Canceler with Near Real-Time Machine-Learning Augmented Adaptation for Full-Duplex Radio Applications 436

Xichen Li¹, Ahmed R. Aboulsaad¹, Yi-Hsiang Huang¹, Po-Hao Cheng¹, Elpida Karapepera¹, Eugene Liu^{1,2}, Charles Chien³, Jacques C. Rudell¹
¹*University of Washington, United States*; ²*Boeing Company, United States*;
³*Creonex Systems Inc., United States*

A 24-dBm Tri-stacked House-of-Cards Doherty Polar Transmitter for NB-IoT with Digital PLL Phase Modulator 440

Jingchu He, Haris Charalampidis, Zhong Gao, Mohammadreza Beikmirza, Yiyu Shen, Robert Bogdan Staszewski, Morteza S. Alavi, Masoud Babaie
Delft University of Technology, Netherlands

A Highly Linear Wideband Receiver Front-End for RF-ADCs with 1.3 DB NF and Matching to 12.5 Ω Differential Impedance 444

Mohammed Abdulaziz, Christian Elgaard, Martin Hansson, Florent Torres, Fabien Mesquita, Tony Pålsson, Daniel Eckerbert, Stefan Andersson, Sven Mattisson, Henrik Sjöland
Ericsson Research, Sweden

SOI Based Devices

Date: Wednesday, September 11, 2024

Room: Auditorium A

Chair(s): Mikael Östling, KTH

Christoforos Theodorou, CNRS / CROMA laboratory

Enhanced RF Switch Performance in RFSOI Technology: Achieving 74 Fs

$R_{ON} \cdot C_{OFF}$ and 3.3 v RFV_{MAX} on Thinned SOI 448

Thomas Bordignon^{1,2,3}, Luca Lucci², Thibaud Fache², Clément Pribat¹, Magali Grégoire¹, Adrien Estellon¹, Frédéric Monsieur¹, Nicolas Guitard¹, Zdenek Chalupa², Pascal Chevalier¹, Blandine Duriez², Yannick Roelens³, François Danneville³, Sébastien Crémer¹

¹STMicroelectronics, France; ²Université Grenoble Alpes, CEA-Leti, France;

³IEMN, University of Lille, CNRS, École Centrale de Lille, France

Low-Frequency Noise Performance of pMOS SOI Transistors for

Analog Applications 452

A. Albouy¹, C. Theodorou², F. Ponthenier¹, C. Vialle¹, S. Joblot³, J. Lacord¹

¹Université Grenoble Alpes, CEA-Leti, France; ²Université Grenoble Alpes, Université Savoie Mont

Blanc, CNRS, Grenoble INP, CROMA, France; ³STMicroelectronics, France

Experimental Evaluation of 7-Level Stacked Nanosheet SOI MOSFETs

Analog Parameters 456

Michelly de Souza¹, Jaime Calçada Rodrigues¹, Lucas Mota Barbosa Da Silva¹, Flavio

Enrico Bergamaschi², Mikaël Cassé², Sylvain Barraud², Olivier Faynot², Marcelo Antonio Pavanello¹

¹Centro Universitário FEI, Brazil; ²Université Grenoble Alpes, CEA-Leti, France

Electrical and Optical Characterisation of Gateless 22 nm FDSOI

PIN-Diodes at 850 nm 460

Jelle H.T. Bakker, Marcin Ł. Motycki, Ray J.E. Hueting, Mark S. Oude Alink

University of Twente, Netherlands

Cryptographic Accelerators

Date: Wednesday, September 11, 2024

Room: Auditorium B

Chair(s): Makoto Ikeda, *University of Tokyo*
Siddharth Das, *CMU*

An eDRAM-Based In-Situ-Computing Processor for Homomorphic Encryption Evaluation on the Edge 464

Luchang Lei¹, Yongqing Zhu², Xinhang Zou¹, Yifan He¹, Zhou Zhang², Zhenyu Guan²,
Huazhong Yang¹, Yongpan Liu¹, Song Bian², Hongyang Jia¹

¹*Tsinghua University, China*; ²*Beihang University, China*

A 243 KOPS/W Crypto-Processor Supporting Homomorphic Encryption and Post-quantum Cryptography for IoT Devices 468

Byungjun Kim¹, Han-Gyeol Mun², Kyeong-Jun Lee¹, Jeong-Min Woo³, Kiseo Kang¹,
Hyunwoo Son³, Jae-Yoon Sim¹

¹*Pohang University of Science and Technology, Korea*; ²*Cornell Tech, United States*;
³*Gyeongsang National University, Korea*

A 273 μ W 0.34mm² Efficient CRYSTALS-KYBER Processor for PQC towards Edge Computing 472

Aobo Li, Jiahao Lu, Dongsheng Liu, Shuo Yang, Tianze Huang, Jiaming Zhang, Siqi Xiong,
Chenjun Yang, Xiang Li

Huazhong University of Science and Technology, China

A 3.25 GHz Large-Integer Extended GCD Accelerator in 12 nm 476

Kavya Sreedhar¹, Gedeon Nyengele¹, Mark Horowitz¹, Christopher Torng²

¹*Stanford University, United States*; ²*University of Southern California, United States*

Cryo-CMOS Circuits for Trapped-Ion Quantum Computer

Date: Wednesday, September 11, 2024

Room: Room 1+2

Chair(s): Lotte Geck, *Jülich*

Domenico Zito, *AGH University of Science and Technology*

A Cryogenic Digital-to-Analog Converter for Trapped-Ion Quantum Computing 480

Michael Sieberer

Infineon Technologies Austria AG, Austria

A Low-Power Cryogenic Analog Electrode Signal Processing Unit for Shuttling Operations in a Trapped-Ion Quantum Computer 484

Alexander Meyer¹, Zhaoqun Guo¹, Marius Neumann¹, Paul Julius Ritter¹, Jens Repp²,
Matthias Brandl², Meinhard Schilling¹, Vadim Issakov¹

¹*Technische Universität Braunschweig, Germany*; ²*Infineon Technologies AG, Germany*

A Cryo-CMOS 64-Channel Bias Generator IC for Surface Ion Trap 488

Sungbin Park, Seokchan Song, Keumhyun Kim, Hyegoo Lee, Moonjoo Lee, Jae-Yoon Sim

Pohang University of Science and Technology, Korea

mmWave Front-end Solutions

Date: Wednesday, September 11, 2024

Room: Room 4+5

Chair(s): Vojkan Vidojkovic, *TU Eindhoven*
Aarno Pärssinen, *University of Oulu*

A 140-GHz 40-mW Receiver with LO Generation and Phase Shifting for Beamforming Applications 492

Makar Chand Snai, Hossein Razavi, Pawan K. Khanna, Behzad Razavi
University of California, Los Angeles, United States

A 28-GHz Phased-Array Transmitter Achieving 24% Peak Efficiency, 0.26-mm²/Element Area Efficiency with Completely Orthogonal Phase and Gain Control 496

Li Wang¹, Zilu Liu¹, Hamed Fallah¹, Ruitao Ma¹, Zhijian Chen², C. Patrick Yue¹
¹*Hong Kong University of Science and Technology, China;*
²*South China University of Technology, China*

A 10Gbps 3.2pJ/B 60GHz Spectral Shaping QPSK Transmitter in 28nm FD-SOI CMOS Technology 500

Eoin Ó hAinle, Frederic Duez, Lionel Vogt, Eric André
STMicroelectronics, France

An Envelope-Detectable Single-Sideband Receiver for Non-coherent Dielectric Waveguide Communication in 22-nm FDSOI 504

Kristof Dens, Patrick Reynaert
Katholieke Universiteit Leuven, Belgium

Analog Techniques

Date: Wednesday, September 11, 2024

Room: Room 6

Chair(s): Qinwen Fan, *TU Delft*
Komail Badami, *CSEM*

A Fully Integrated Hall Sensor Analog Front End with Analog Closed Loop Self-Calibration 508

Francesco Borgioli, Lorenzo Ercolini, Danilo Karim Kaddouri, Dario Paci, Roberto Pio Baorda, Paolo Angelini
STMicroelectronics, Italy

A 153 μ W 26nV/ $\sqrt{\text{Hz}}$ Readout Circuit with BW and Power Scalability Using Capacitively-Coupled Chopper Floating Inverter Amplifier Embedded in a Discrete-Time $\Delta\Sigma$ Modulator 512

Yuyan Liu^{1,2}, Xinjie Wu³, Zhong Tang¹, Xiaopeng Yu³, Qinwen Fan², Nianxiaong Tan^{1,3}
¹*Vango Technologies Inc., China*; ²*Delft University of Technology, Netherlands*;
³*Zhejiang University, China*

A PVT-Robust 2.4-GHz-BW 59.7-DB-Range 0.39-dB-Error DB-Linear VGA with Self-Compensated Exponential Generator and Self-Adaptive Bias 516

Wen Zuo¹, Yun Wang¹, Sicheng Han¹, Yunhao Li¹, Wei Li¹, Yue Lin², Hongtao Xu¹
¹*Fudan University, China*; ²*ICLEGEN MICRO, China*

A Robust Near-Zero Power Wakeup Timer with a Hybrid Reconfigurable FLL Directly Powered by Uncertain Harvested Voltage Down to 0.3V 520

Yutong Zhu¹, Wending Ding¹, Chung-Ching Lin², Huan Hu¹
¹*Southern University of Science and Technology, China*; ²*Independent Researcher, United States*

Resonators & Magnetic Sensors

Date: Wednesday, September 11, 2024

Room: Room 12

Chair(s): Antoine Dupret, CEA

Angel Rodriguez-Vazquez, CNM-Universidad de Sevilla

A 75dB DR, 0.13 μ T/ \sqrt Hz Hall Sensor with CT- $\Delta\Sigma$ -ADC, Digital Chopper Ripple Rejection Loops and Custom Nano-Timing Techniques 524

Dan-Ioan-Dumitru Stoica^{1,3}, Mario Motz², Andrei Gheorghe¹, Ilie-Ionuț Cristea¹, Liviu Turică¹

¹Infiniteon Technologies Romania SCS, Romania; ²Infiniteon Technologies Austria AG, Austria;

³National University of Science and Technology POLITEHNICA Bucharest, Romania

Temperature-Stable AlScN-on-Si Shear-BAW Resonator with >1.8M Quality Factor and <1 Ppb Frequency Drift Enabled by Closed-Loop Instinctual Self-Ovenization 528

Baibhab Chatterjee, Dicheng Mo, Shaurya Singh Dabas, Ratul Kundu, Everestus Ezike,

Anyu Jiang, Asif Iftexhar Omi, Roozbeh Tabrizian

University of Florida, United States

An Integrated MEMS Magnetic Gradiometer Rejecting Vibrations and Stray Fields 532

Enrico Gasparin¹, Arno Hoogerwerf², Dara Bayat², Guido Spinola Durante², Yves Petremand²,

Maurizio Tormen¹, Michel Despont², Gaël Close¹

¹Melexis, Switzerland; ²CSEM SA, Switzerland

A Direct Conversion Transceiver for Portable Microfluidic NMR Flowmeters 536

Eren Aydin, Amirhossein Jouyaeian, Zhong Tang, Kofi Makinwa

Electronic Instrumentation Laboratory, Delft University of Technology, Netherlands

Energy Harvesters

Date: Wednesday, September 11, 2024

Room: Room 7+8

Chair(s): Makoto Takamiya, *University of Tokyo*
Ralf Brederlow, *TU Munich*

An MPPT-Integrated Bias-Flip Rectifier for Piezoelectric Energy Harvesting 540

Xinling Yue¹, Yiwei Zou^{1,2}, Sijun Du¹

¹*Delft University of Technology, Netherlands*; ²*Rice University, Houston, United States*

A -28.5-dBm Sensitivity RF Energy Harvesting Interface with 3-D MPPT Achieving >98% MPPT Accuracy and Good Temperature Consistency 544

Qiujin Chen¹, Mo Huang¹, Tian Xia¹, Tingxu Hu¹, R.P. Martins^{1,2}, Yan Lu¹

¹*University of Macau, China*; ²*Universidade de Lisboa, Portugal*

A Continuously-Scalable-Conversion-Ratio SC Energy-Harvesting Interface with Exponential DCO for Wide Range Output Power Tracking 548

Mingyu Kim¹, Minhyeok Jeong¹, Donguk Seo¹, Yoonmyung Lee¹, Inhee Lee²

¹*Sungkyunkwan University, Korea*; ²*University of Pittsburgh, United States*

PLENARY 6: Gabriele Manganaro

Date: Thursday, September 12, 2024

Room: Auditorium A

Chair(s): Filip Tavernier, *KU Leuven*

Rethinking Mixed-Signal IC Design 552

Gabriele Manganaro

MediaTek Inc., United States

Modeling of Emerging Devices

Date: Thursday, September 12, 2024

Room: Auditorium A

Chair(s): Daniel Tomaszewski, *Lukasiewicz Research Network*
Valeria Vadalà, *University of Milano-Bicocca*

Elucidating Experimental Device-to-Device Variability in OxRAM Based on TCAD Modeling 557

Y. Hirchaou^{1,2}, T. Bauvent², W. Goes³, E.C. Hylin³, P. Blaise¹, J. Li², G. Pillonnet², S. Martinie²,
F. Triozon²

¹*Silvaco Group, Inc., France*; ²*Université Grenoble Alpes, CEA-Leti, France*;

³*Silvaco Europe Ltd., United Kingdom*

Detectability Limits of Single Proteins with Nanopore-Based Voltage and Ionic-Current Sensing 561

Nihat Akkan^{1,2}, Koen Martens^{1,2}, Georges Gielen^{1,2}, Pol Van Dorpe^{1,2}, Anne S. Verhulst^{1,2}

¹*Interuniversity Micro Electronics Center IMEC, Belgium*; ²*Katholieke Universiteit Leuven, Belgium*

Understanding Anti-ferroelectric Behavior and Wake-Up in La Doped HZO Metal-Ferroelectric-Metal Capacitors Using Nucleation Limited Switching Model 565

Amey M. Walke¹, Sergiu Clima¹, Mihaela I. Popovici¹, Jan Van Houdt^{1,2}

¹*Interuniversity Micro Electronics Center IMEC, Belgium*; ²*Katholieke Universiteit Leuven, Belgium*

Numerical Modeling of Photovoltaic Effects in Van der Waals Heterojunctions 569

Ángel A. Díaz-Burgos, Enrique G. Gonzalez Marin, Francisco Pasadas Cantos, Francisco G. Ruiz,
Andrés Godoy

University of Granada, Spain

Advances in Analog Compute-in-Memory Architectures & Memory Technologies

Date: Thursday, September 12, 2024

Room: Auditorium B

Chair(s): Mahmut Sinangil, NVIDIA
Hongyang Jia, Tsinghua University

Cache-PIM: An ECC-Compatible eDRAM-PIM for Last-Level Cache with Resolution-Aware Single-Cycle Voting 573

Sangwoo Ha¹, Soyeon Um¹, Sangjin Kim¹, Kyomin Sohn², Hoi-Jun Yoo¹

¹Korea Advanced Institute of Science and Technology, Korea; ²Samsung Electronics Co. Ltd, Korea

A 28nm RRAM-Based 81.1 TOPS/Mm²/Bit Compute-in-Memory Macro with Uniform and Linear 64 Read Channels under 512 4-Bit Inputs 577

Peng Yao¹, Qiumeng Wei¹, Dong Wu¹, Bin Gao¹, Siyao Yang¹, Ting-Ying Shen², Qingtian Zhang¹, Sining Pan¹, Jianshi Tang¹, He Qian¹, Lu Jie¹, Huaqiang Wu¹

¹Tsinghua University, China; ²Xiamen Industrial Technology Research Institute, China

AACIM: A 2785-TOPS/W, 161-TOP/Mm², <1.17% -RMSE, Analog-In Analog-Out Computing-in-Memory Macro in 28nm 581

Rentao Wan, Chuan-Tung Lin, Bo Zhang, Yannis Tsividis, Mingoo Seok

Columbia University in the City of New York, United States

Selfputing: A 0.57 μ W@15 FPS Vision Chip with Self-Powered In-Pixel Computing and In-Memory Computing for Visual Perception on the Edge 585

Maimaiti Nazhamaiti¹, Weihuang Jiang¹, Haijin Su², Xin Hong³, Xiangjun Wang⁴, Yutong Li⁵, Li Luo², Junkai Huang³, Bo Liu⁴, Jinshui Miao⁵, Qi Wei¹, Fei Qiao¹

¹Tsinghua University, China; ²Beijing Jiaotong University, China; ³Jinan University, China; ⁴Henan University of Science and Technology, China; ⁵University of Chinese Academy of Sciences, China

DC/DC Converters

Date: Thursday, September 12, 2024

Room: Room 1+2

Chair(s): Francesco Rezzi, *Inventvm*
Nicolo Zilio, *Infineon*

A 2.1W 60%-Peak-Efficiency Isolated DC-DC Converter with Complementary Edge-Aligned and Adaptive Over-Compensation Techniques Meeting the CISPR-32 Class-B EMI Standard 589

Dongfang Pan¹, Aoyang Li¹, Weiwei Xu², Xiangfeng Wu¹, Liu Zhang², Weiwei Huang², Lin Cheng^{1,2}
¹University of Science and Technology of China, China; ²Hefei CLT Microelectronics, China

A 0.671W/mm² Power Density and 96.1% Peak Efficiency Dual-Path Buck Converter with Ground Noise Cancellation and Overshoot Suppression Feedback Technique 593

Xiao-Quan Wu¹, Chih-Cherng Liao¹, Jie-Lin Wu¹, Yu-Tse Shih¹, Wei-Cheng Huang¹, Ke-Horng Chen¹, Kuo-Lin Zheng^{1,2}, Ying-Hsi Lin³, Shian-Ru Lin³, Tsung-Yen Tsai³
¹National Yang Ming Chiao Tung University, Taiwan; ²Chip-GaN Power Semiconductor Corporation, Taiwan; ³Realtek Semiconductor Corp., Taiwan

An Inductively Assisted 3:1 Switched-Capacitor Ladder Converter with 93.7% Peak Efficiency across 0.6-1.2V Output Using a 73.9mΩ DCR Inductor 597

Sandeep Reddy Kukunuru, Farzan Rezaei, Loai G. Salem
University of California, Santa Barbara, United States

A 94.2% Peak Efficiency Full Duty Range Flying-Capacitor Sharing Dynamic Four-Path Hybrid Converter with Reduced Body Diode Loss Technique 601

Yi-Ching Chiu¹, Chieh-Sheng Hung¹, Rong-Bin Guo¹, Ke-Horng Chen¹, Kuo-Lin Zheng^{1,2}, Ying-Hsi Lin³, Shian-Ru Lin³, Tsung-Yen Tsai³
¹National Yang Ming Chiao Tung University, Taiwan; ²Chip-GaN Power Semiconductor Corporation, Taiwan; ³Realtek Semiconductor Corp., Taiwan

Digital Circuit Design Techniques

Date: Thursday, September 12, 2024

Room: Room 4+5

Chair(s): Pascal Vivet, *CEA*
Sylvain CLERC, *STMicroelectronics*

Bi-voltage Scaling via Cryo-CMOS Standard-Cell Library and Fully-Automated Design for 34% Power Reduction and 1.5× DVFS Efficiency Improvement at 4K 605

Haoran Lyu, Zhengke Yang, Bingzheng Qiu, Humiao Li, Zhen Kong, Haofeng Yu, Xuye Wang, Yiqing Lan, Yingjie Zhu, Shenghua Zhou, Feichi Zhou, Kai Chen, Jiamin Li, Yida Li, Longyang Lin
Southern University of Science and Technology, China

A 1.22fJ/Cycle 17T Pseudo-Static True Single-Phase Clock Flip-Flop in 14nm FinFET CMOS 609

Dongkwon Lee, Sunghoon Kim, Minyoung Kang, Seoyoon Jang, Sungjin Park, Jaeha Kim, Dongsuk Jeon
Seoul National University, Korea

A Complementary Positive Feedback-Assisted Current Mirror-Based Level Shifter for Efficient Wide Voltage Range Operation 613

Shin Han, Yoonmyung Lee
Sungkyunkwan University, Korea

Activity and Variability Resilient In-Situ Timing Monitoring for Complex Ultra-Low Voltage Digital ICs 617

Clara Nieto Taladriz Moreno, Wim Dehaene
Katholieke Universiteit Leuven, Belgium

Wireline Clock Generation & Recovery

Date: Thursday, September 12, 2024
Room: Room 6
Chair(s): Harijot Singh Bindra, *University of Twente*
Euhan Chong, *Ciena*

A 112Gb/S PAM4 Retimer Transceiver with Jitter-Filtering Clocking Scheme and BER Optimization Scoring $252\text{fs}_{\text{RMS}}$ Clock Jitter and 10^{-12} BER 621

Hua Xu^{1,2}, Xuqiang Zheng¹, Zedong Wang^{1,2}, Yu He^{1,2}, Fang-Xu Lv³, Ming-Che Lai³, Zunsong Yang¹, Xuan Guo¹, Zhi Jin¹, Xinyu Liu¹

¹*Institute of Microelectronics of the Chinese Academy of Sciences, China;* ²*University of Chinese Academy of Sciences, Beijing, China;* ³*National University of Defense Technology, China*

An 8 GHz 9 Bit Phase-Rotating ILCM with DTC Range Reduction for High-Speed Serial Links 625

Jia Park, Jihee Kim, Sanghee Lee, Kahyun Kim, Ha-Jung Park, Woo-Seok Choi
Seoul National University, Korea

A Multi-phase Injection-Locked 8-Phase 17 GHz Clock Generator with 6b Phase Rotation for Multi-phase Wireline Receivers 629

Bob Zhou, Borivoje Nikolić
University of California, Berkeley, United States

A 36–60 GB/S $253\text{Fs}_{\text{rms}}$ Continuous-Rate Reference-Less CDR with Baud-Rate Unlimited-Range Frequency Acquisition Technique in 28-nm CMOS 633

Zhenghao Li, Pingyi Cai, Xiongshi Luo, Liping Zhong, Taiyang Fan, Quan Pan
Southern University of Science and Technology, China

Novelties in Noise-shaping ADCs

Date: Thursday, September 12, 2024

Room: Room 12

Chair(s): Mattias Palm, *Ericsson*
Venkatesh Srinivasan, *TI*

A 6GHz Continuous-Time Bandpass $\Delta\Sigma$ ADC with Background Filter Calibration and -100dBc IM3 for a Mixer-Less DAB Band III Receiver 637

S. Bajoria¹, R. Rutten¹, M. Bolatkale¹, Y. Gao¹, H. Brekelmans¹, B. Burdick², H. van der Ploeg¹, L.J. Breems¹

¹*NXP Semiconductors N.V., Netherlands*; ²*NXP Semiconductors Germany GmbH, Germany*

A 7.3mW 200MHz-BW 4-Element Passive-Beamforming Continuous-Time $\Delta\Sigma$ ADC with $>30\text{dB}$ Spatial Interferer Suppression 641

Remco Schalk^{1,2}, Patrick van Mourik², Qilong Liu², Shagun Bajoria², Wei Kong², Georgi Radulov¹, Lucien Breems²

¹*Eindhoven University of Technology, Netherlands*; ²*NXP Semiconductors N.V., Netherlands*

A 5.3- μW 80.8-DB SNDR LNA-Embedded EF-CIFF Third-Order Noise-Shaping SAR ADC for Closed-Loop Neural Recording 645

Yegeun Kim¹, Changhun Seok¹, Kyeongwon Jeong², Haidam Choi¹, Heewon Choe¹, Sohmyung Ha³, Minkyu Je¹

¹*Korea Advanced Institute of Science and Technology, Korea*; ²*ETH Zürich, Switzerland*;

³*New York University Abu Dhabi, U.A.E.*

An Area-Efficient Dual-Mode SAR ADC with 3-Level Analog Prediction to Compensate for Input Range Loss of Mismatch Error Shaping 649

Kiho Seong^{1,3}, Jee-Taeck Seo¹, Jeonghun Lee¹, Sukho Lee², Tony Tae-Hyoung Kim³, Kwang-Hyun Baek¹

¹*Chung-Ang University, Korea*; ²*Electronics and Telecommunications Research Institute, Korea*;

³*Nanyang Technological University, Singapore*

Advanced Memory Devices

Date: Thursday, September 12, 2024

Room: Auditorium A

Chair(s): Qing-Tai Zhao, FZ Juelich

Chris Liu, *Siliconware Precision Industries Co., Ltd*

How Significant Is Set Programming Strategy in Enhancing RRAM Technology? 653

Thomas Bauvent¹, Gaël Pillonnet¹, Gabriel Molas^{1,2}

¹*Université Grenoble Alpes, CEA-Leti, France*; ²*Weebitnano Ltd, France*

A Reliable 2 Bit MLC FeFET with High Uniformity and 10⁹ Endurance by Gate Stack and Write Pulse Co-optimization 657

Yuejia Zhou, Weiqin Huang, Runteng Zhu, Ru Huang, Kechao Tang

Peking University, China

Understanding the Time Dependent Write and Read Performance of IGZO-Channel FeFETs 661

Zhuo Chen^{1,2}, Nicolò Ronchi¹, Kaustuv Banerjee¹, Roman Izmailov¹, Amey M. Walke¹,

Mihaela I. Popovici¹, Harold Dekkers¹, Alexandru Pavel¹, Geert Van Den Bosch¹,

Maarten Rosmeulen¹, Valeri Afanas'ev^{1,2}, Jan Van Houdt^{1,2}

¹*Interuniversity Micro Electronics Center IMEC, Belgium*; ²*Katholieke Universiteit Leuven, Belgium*

A Novel DTCO-Driven 1T1R Bitcell for Sub-10ns STT-MRAM LLC Macros at N12 Node 665

F. García-Redondo¹, L. Verschueren², S. Rao², P. Pandey², D. Abdi², P. Weckx², S. Couet²,

M. García-Bardon², G. Hellings²

¹*Interuniversity Micro Electronics Center IMEC, United Kingdom*; ²*Interuniversity Micro Electronics Center IMEC, Belgium*

A 14nm SRAM Using NMOS Header Assist Cell for Improved Write Ability and Reduced Cell Retention Leakage 669

Jungmyung Kang^{1,2}, Keonhee Cho², Sekoen Kim¹, Giseok Kim¹, Hyunjun Kim², Dongwook Seo²,

Sangyeop Baek², Seiseung Yoon², Seong-Ook Jung¹

¹*Yonsei University, Korea*; ²*Samsung Electronics Co. Ltd, Korea*

Automotive & Resilient Circuits

Date: Thursday, September 12, 2024

Room: Auditorium B

Chair(s): Marisa Lopez Vallejo, *Universidad Politécnica de Madrid*
Kathryn Wilcox, *AMD*

A 0.81 mJ/Frame, Real-Time LiDAR Odometry and Mapping Processor with Memory-Efficient kNN and Reconfigurable Architecture 673

Seungbin Kim, Jeongmin Shin, Sangho Lee, Jueun Jung, Kyuho Jason Lee
Ulsan National Institute of Science and Technology, Korea

Robust and Compact Quaternary Symbol Coding 3Cells/2Bits16MB Embedded PCM Solution in 28nm FD-SOI CMOS with Automotive Grade 677

M. Carissimi¹, A. Tomasoni¹, A. Ventre¹, R. Grasso¹, M. Perroni¹, D. Manfrè¹, C. Torti¹, A. Molgora¹,
A. Maurelli¹, A. Gandolfo¹, A. Cathelin², A. Bonfanti³, F. Disegni¹
¹*STMicroelectronics, Italy*; ²*STMicroelectronics, France*; ³*Politecnico di Milano, Italy*

Double-Sided Multimodal Attack Sensing and Partial Re-keying in Shared Group Key System 681

Ryuki Ikemoto¹, Soichiro Fujii¹, Kotaro Naruse¹, Jun Shiomi¹, Yoshihiro Midoh¹, Yuki Yamashita²,
Misato Taguchi², Takuji Miki², Makoto Nagata², Yuichi Komano³, Mitsugu Iwamoto⁴,
Kazuo Sakiyama⁴, Noriyuki Miura¹
¹*Osaka University, Japan*; ²*Kobe University, Japan*; ³*Chiba Institute of Technology, Japan*;
⁴*University of Electro-Communications, Japan*

A GRANDAB Decoder with 8.48 Gbps Worst-Case Throughput in 65nm CMOS 685

Ludovic D. Blanc, Victor Herrmann, Yuqing Ren, Christoph Müller, Andreas T. Kristensen,
Alexandre Levisse, Yifei Shen, Andreas Burg
École Polytechnique Fédérale de Lausanne, Switzerland

Low-jitter Fractional-N PLLs & Timing Generation

Date: Thursday, September 12, 2024

Room: Room 1+2

Chair(s): Luca Bertulesi, *Politecnico di Milano*
Staffan Ek, *Ericsson AB, Sweden*

A 48–58GHz Frac-N DPLL Achieving 137fs Integrated Jitter and Fast Locking Time below 1 μ s 689

Luigi Grimaldi¹, Agata Iesurum², Giovanni Boi¹, Fabio Versolatto¹, Giovanni Steffan¹,
Fabio Padovan¹, Heorhii Koltsov¹, Andrea Bevilacqua², Dmytro Cherniak¹
¹*Infineon Technologies Austria AG, Austria*; ²*University of Padova, Italy*

A Compact 21–25 GHz Charge-Domain Fractional-N ADPLL with 168 Fs Total RMS Jitter 693

Weichen Tao¹, Yongheng Liu¹, Yuhao Yang¹, R. Bogdan Staszewski², Fujiang Lin¹, Yizhe Hu¹
¹*University College Dublin, Ireland*; ²*University of Science and Technology of China, China*

A 6.8GHz -269.9 FOM_{Jitter-N-Area} Fractional-N Pulse Shaper Based PLL with Range Extension DTC 697

Haoyuan Gao, Yan Liu, Peifang Wu, Jiao Liu, Yiyun Mao, Xinyi Lin, Na Yan
Fudan University, China

A 100-Hz, 2nW RC Oscillator Using Resistance Amplifier 701

Arpan Jain¹, Ashfakh Hluvallay¹, Ehab A. Hamed², Abhishek Pullela¹, Naveen Dasari², Inhee Lee²,
Zia Abbas¹

¹*International Institute of Information Technology Hyderabad, India*;

²*University of Pittsburgh, United States*

D-band & Beyond Front End Circuits

Date: Thursday, September 12, 2024

Room: Room 4+5

Chair(s): Hua Wang, *ETH Zurich*
Yang Zhang, *Imec*

A D-band LNA Exploiting Ultra-Wideband Sixth-Order Matching Networks in SiGe BiCMOS **705**
Guglielmo De Filippi, Lorenzo Piotto, Andrea Mazzanti
University of Pavia, Italy

D-band Stacked Common-Base Power Amplifier with 19.2 dBm OP_{1dB} in 55 nm SiGe BiCMOS **709**
Andrea Bilato, Mahmoud M. Pirbazari, Andrea Mazzanti
University of Pavia, Italy

A 6.3 dBm 258–314 GHz Power Amplifier Using a Broadband 8-Way SQWL Power Combiner in 130-nm SiGe BiCMOS Technology **713**
Shouqing Fu¹, Shuyang Li¹, Xingcun Li^{2,3}, Wenhua Chen¹
¹*Tsinghua University, China*; ²*Sanechips Co., Ltd., China*; ³*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, China*

Emerging Computing Systems

Date: Thursday, September 12, 2024

Room: Room 6

Chair(s): Manuel Le Gallo, *IBM*
Sugako Otani, *Renesas*

A Relaxation Oscillator-Based Probabilistic Combinatorial Optimization Engine for Soft Decoding of LDPC Codes 717

Evangelos Dikopoulos, Luke Wormald, Ying-Tuan Hsu, Wei Tang, Po-Shao Chen, Zhengya Zhang, Michael P. Flynn
University of Michigan, United States

Data Movement-Aware, Ping-Pong Ising Machine Supporting Full Connectivity and Variable Bitwidths 721

Chieh-Pu Lo, Sirish Oruganti, Yipeng Wang, Mengtian Yang, Shanshan Xie, Jaydeep P. Kulkarni
The University of Texas at Austin, United States

Highly Controllable Probabilistic Bits Leveraging Instability of SiO_x-Based Threshold Switching Devices for Probabilistic Computing 725

Hyeonsik Choi, Hyun Wook Kim, Eunryeong Hong, Nayeon Kim, Seonuk Jeon, Yunsur Kim, Hyoungjin Park, Jiae Jeong, Jiyong Woo
Kyungpook National University, Korea

Implementation of FitzHugh-Nagumo Neurons Using Nanoscale VO₂ Devices 729

Olivier Maher¹, Folkert Horst¹, Filip Sabo², Fanchang Du², Valeria Bragaglia¹, Siegfried Karg¹, Maryline Sousa¹, Aida Todri-Sanial², Bert Jan Offrein¹
¹IBM Research Europe-Zürich, Switzerland; ²Eindhoven University of Technology, Netherlands

Compact Modeling

Date: Thursday, September 12, 2024

Room: Room 12

Chair(s): Benjamin Iñiguez, *University Rovira i Virgili*
Mike Schwarz, *Technische Hochschule Mittelhessen*

Characterizations and Framework Modeling of Bulk MOSFET Threshold Voltage Based on a Physical Charge-Based Model Down to 4 K 733

Hao Su¹, Yunfeng Xie¹, Yuhuan Lin¹, Haihan Wu¹, Wenxin Li¹, Zhizhao Ma¹, Yiyuan Cai¹, Xu Si¹, Shenghua Zhou^{1,2}, Guangchong Hu², Yu He^{1,2}, Feichi Zhou¹, Xiaoguang Liu¹, Longyang Lin¹, Yida Li¹, Hongyu Yu¹, Kai Chen¹

¹*Southern University of Science and Technology, China*; ²*International Quantum Academy, China*

Cryogenic L-UTSOI Model for 22nm pMOS FD-SOI, including Stress Effects 737

Miltiadis Alepidis¹, Sylvie Jarjayes¹, Thomas Bédécarrats¹, Sébastien Martinie¹, Mikael Cassé¹, Christian Witt², Olivier Rozeau¹

¹*Université Grenoble Alpes, CEA-Leti, France*; ²*GlobalFoundries Dresden, Germany*

Small-Signal Characterization and Modelling of a Back Bias Reconfigurable Field Effect Transistor 741

Bruno Neckel Wesling^{1,2}, Marina Deng², Talha Chohan³, Violetta Sessi³, Steffen Lehmann³, Maximilian Drescher³, Chhandak Mukherjee², Stefan Slesazek¹, Thomas Mikolajick^{1,4}, Cristell Maneux², Jens Trommer¹

¹*Namlab gGmbH, Germany*; ²*IMS, CNRS, University of Bordeaux, Bordeaux INP, France*;

³*GlobalFoundries Fab1 LCC & Co. KG, Germany*; ⁴*Technische Universität Dresden, Germany*

Simplified EPFL HEMT Model 745

Farzan Jazaeri¹, Majid Shalchian², Ashkhen Yesayan¹, Amin Rassekh³, Anurag Mangla¹, Bertrand Parvais^{4,5}, Jean-Michel Sallese¹

¹*École Polytechnique Fédérale de Lausanne, Switzerland*; ²*Amirkabir University of Technology, Iran*; ³*InCize, Belgium*; ⁴*Interuniversity Micro Electronics Center IMEC, Belgium*;

⁵*Vrije Universiteit Brussels, Belgium*

Compact Model of Conductive-Metal-Oxide/HfO_x Analog Filamentary ReRAM Devices 749

Matteo Galetta^{1,2}, Donato Francesco Falcone¹, Stephan Menzel³, Antonio La Porta¹, Tommaso Steconi¹, Wooseok Choi¹, Bert Jan Offrein¹, Valeria Bragaglia¹

¹*IBM Research Europe-Zürich, Switzerland*; ²*Politecnico di Torino, Italy*; ³*Peter Grünberg Institute, Forschungszentrum Jülich GmbH, Germany*