

2024 28th International Symposium on VLSI Design and Test (VDATE 2024)

**Vellore, India
1-3 September 2024**



**IEEE Catalog Number: CFP2472Y-POD
ISBN: 979-8-3503-8011-8**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2472Y-POD
ISBN (Print-On-Demand):	979-8-3503-8011-8
ISBN (Online):	979-8-3503-8010-1
ISSN:	2475-8620

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-Bit Miller-Rabin Primality Testing <i>Venkata Reddy Kolagatla, Aneesh Raveendran, Vivian Desalphine</i>	1
A PAM-4 Based Full Duplex IO with In-Built Feed-Forward Equalizer and Performance Enhanced Receiver <i>Ganpat Anant Parulekar, Shalabh Gupta</i>	7
MATLAB-Simulink Based Framework for Combinational ATPG Applied to Testing of Digital Blocks in Analog and Mixed-Signal Circuits <i>Puja Kumari, Rahul Bhattacharya</i>	12
An Adaptive Multi-Objective Optimization on CMOS Two Stage Op-Amp Circuit Synthesis <i>Sridhar P, Harish Mallikarjun Kittur, Arghya Korantak, Akshat Kumar</i>	18
A TCAD Performance Analysis of an Inverter with 80% Non-Alignment in Gate in Sub-45 nm Technology <i>Arun Kumar Sinha, Sri Lakshmi Sangam</i>	26
Impact of Compliance Current on the Switching Behavior in SiO _x Based Resistive Switching Devices <i>Raju Vemuri, Saurabh Nagar</i>	32
Design of FPGA Based Custom IP Core to Detect the Edges of Brain Tumors <i>Soumita Chatterjee, Soumya Pandit, Arpita Das</i>	36
Leveraging ReRAM Sequence Graphs for Efficient Mapping of Binary Adders in ReRAM Crossbars <i>Pragnya Dhal, Arighna Deb, Subrata Das, Debesh Kumar Das</i>	42
Implementation of an Efficient Charge Pump Using Gate All Around Nanowire TFET for Energy Harvesting Applications <i>Arun A V, Sreelekshmi P S, Jobymol Jacob</i>	49
Meminductor Emulator Via Flux Approach for Wide Frequency Range Applications <i>Md. Kashif Khan, Nidhee Bhuwal, Sagar Sagar, Deepika Gupta</i>	55
Design of a Custom IP Core for Concatenated SVM Model to Classify Multi-Class Handwritten Numerical Characters <i>Shraman Biswas, Soumya Pandit, Arpita Das</i>	61
An Improved Circuit Transformation Technique for Nearest Neighbor Implementation of Quantum Circuits <i>Sourodeep Kundu, Subham Kumar, Laxmidhar Biswal, Chandan Bandyopadhyay, Anirban Bhattacharjee, Hafizur Rahaman</i>	67
A Design Approach for ZigBee Compatible CML-Based 2/3 Dual Modulus Frequency Divider <i>Lokenath Kundu, Subhanil Maity, Sourav Nath, Gaurav Singh Baghel, Krishna Lal Baishnab</i>	73
An Adaptive Strategy for Dynamic Resource Allocation and Scheduling for Multitasking NoC Based Multicore Systems <i>Suraj Paul</i>	79

Optimizing Concurrent Co-Designing of ICs and Package Using Multi Technology and RF Solution	85
<i>Neha Agrawal, Amit Kumar, Hitesh Marwah</i>	
Design and ASIC Implementation of Area Efficient UART Core in SCL 180nm Technology	89
<i>Arjun J M, Titto Anujan</i>	
Optimized Test Pattern Generation for Digital Circuits Using SAT-Based ATPG and Scan Insertion Method	94
<i>Sandra Sugathan, Adersh V R</i>	
Test Time Reduction with Data Throttling Techniques in a Multi Core SoC Design.....	100
<i>Jatin Chakravarti, Chintan Panchal</i>	
Low-Offset Voltage Error and Low Noise Based CMOS Push-Pull Operational Amplifier for Biomedical Applications in 180-Nm CMOS Technology	104
<i>Prabhat Kumar Barik, Barathram Ramkumar</i>	
Generic Methodolgy and Solution for Additive Jitter Correction in Mesh Based Clock Architectures	109
<i>Sri Sakthi Santhanam, Ankita Dhole, Sudheer Anumala</i>	
Runtime Prediction for VLSI Physical Design Processes Using Machine Learning.....	115
<i>Patel Rutvikkumar Popatbhai, Ruchi Gajjar</i>	
SNN with Gradient-Based Backpropagation Algorithm for ECG Arrhythmia Classification with LIF Neuron and AdEx Neuron	121
<i>Bana Shanmuga Sai Badrinatha Reddy, Priya K, Binsu J Kailath</i>	
Quantized Neural Network Architecture for Hardware Efficient Real-Time 4K Image Super-Resolution.....	127
<i>George Joseph, E. P. Jayakumar</i>	
Acetone Sensing Performance of Pristine and Gold Doped Graphene Sheet: A Comparative Analysis.....	132
<i>Indranil Maity, Soubarno Chatterjee, Souvik Bhanja</i>	
Smart System with Descriptive Video Service and Spoken Dialogue System for Visually Impaired Individuals.....	138
<i>R. Sai Meghana, Meghana Kulkarni</i>	
Secure Key Exchange Protocol and Storage of Logic Locking Key	144
<i>Manjith Baby Sarojam Chellam, Ramasubramanian Natarajan, Nagi Naganathan</i>	
Three Stage Operational Amplifier with Split Length Differential Input Pair for IoT Applications	150
<i>Saravanan P, Harreni V, Krishnaveni V</i>	
Energy Harvester Powered On-Chip Reconfigurable Switched Capacitor Converter in 0.18 μ m CMOS.....	156
<i>Purvi Patel, Biswajit Mishra</i>	
A Shift-Left Approach in Qualification of Digital IPs for SoCs by Applying Advanced Automation and Data Analytics.....	162
<i>Hirak Jyoti Chakraborty, Deep Ketankumar Acharya</i>	
Dynamic Resistance Reduction Methods for Voltage Clamp Lowering to Enhance GGNMOS ESD Protection	167
<i>Tanay Das, Madhav Pathak, Sandip Lashkare</i>	

Design and Analysis of Cross-Coupled Source Degenerated Balanced OTA for Biomedical Application	172
<i>Sourav Nath, Lokenath Kundu, Koushik Guha, K. L. Baishnab</i>	
A Deep Insight into Frequency and Voltage Variation Impact on Memristor Performance and Applications of Memristor-NMOS Hybrid Structure in the Digital Domain	178
<i>Gummuluri Pavan Kumar, Manas Ranjan Tripathy, Jogendra Singh Rana, Harshit Srivastava, Bss Tejesh, Satyabrata Jit</i>	
Influence of Synaptic Device Properties on the Performance of Artificial Neural Networks	184
<i>Dinesh Sai Ganapathi Mavuri, Roshni Oommen, Aswathi R Nair</i>	
Low Latency VLSI Architecture of Histogram Equalization of Images.....	189
<i>Mohamed Asan Basiri M</i>	
FPGA Implementation of Energy Efficient Approximate Hybrid Parallel Prefix Adders for Image Processing Applications.....	195
<i>Sudhakar Reddy Danila, Prudhvi Tummala, Hemanth Danaboina, Jaswanth Kumar Ghantasala, Sarada Musala, Pitchaiah Telagathoti</i>	
Analysis of Device Noise in Bandgap Reference Voltage Generators.....	201
<i>Snehalatha Lalithamma, Saravana Manivannan, Uddipan Agasti</i>	
A 10-Bit 0.9-GS/s Segmented Flash ADC.....	208
<i>Chintan M K, Rashmi Seethur</i>	
A 0-24mA, 1.2V/1.8V Dual Mode Low Dropout Regulator Design for Efficient Power Management in Battery-Powered Systems	214
<i>Munazir Reza, Naushad Alam, Syed Javed Gaggatur</i>	
Classification Algorithm for VLSI Test Cost Reduction	220
<i>Farook Basha Shaik, Manish Kashyap</i>	
Analytical Investigation of the Drain Current and Surface Potential in NC- FETs Considering the Doping Concentration and Interface Trap Charge Effect	225
<i>Md. Sifatul Muqtadir, Bhubon Chandra Mech, Rajesh Kumar Singh</i>	
Machine Learning Based Computationally Efficient Approach for Accurate Prediction of Power Integrity Performance of Power Distribution Networks.....	229
<i>Aprajita Bera, Sudhakar Mande</i>	
Comparative Study of GAA-JL Transistor with and Without FE Material for Hydrogen Gas Sensing	234
<i>Ashish Verma, Preeti Verma, Dhandapani Vaithiyathan</i>	
Design and Implementation of 5-Stage Pipelined RISC-V Processor on FPGA.....	240
<i>Pankaj Nair V. M, Lalu V</i>	
Fault Resilient Micro-Coded Control Unit for Space-Based Digital Systems.....	246
<i>S Deepanjali, Noor Mahammad Sk, Raghavendra Kumar Sakali</i>	
Signal Integrity Assessment of Stretchable Interconnects for Flexible Electronics System.....	252
<i>Gulafsha Bhatti, Yash Agrawal, Vinay Palaparthi</i>	
Power Efficient ASIC Design for Vision Transformer Using Systolic Array Matrix Multiplier	258
<i>Naveen R, Sudhish N George</i>	

Design and Implementation of an FPGA-Based Emulator Circuit for MLP Using Memristors	264
<i>B. Naresh Kumar Reddy, Srinivasulu Jogi, Sarangam K</i>	
Simulation Based Methodology for Fault Analysis of PCB Designs	270
<i>Jasleen Kaur Ahuja, Archita, Hari Priya Raveendran</i>	
Optimization of CMOS Compatible Non-Perovskite Ferroelectric Gate Stack for Designing Low Power Ferroelectric Tunnel FETs	276
<i>Venkata Apparao Yempada, Srivatsava Jandhyala, Janamani Chandram Ayyangalam</i>	
Surface Drift Debris Segmentation and Visualization Through YCbCr Colour Space Thresholding Using Low Power FPGA.....	281
<i>Sarath Kumar K, Akash Iyer, Swastik Raj Behera, K Sivasankaran</i>	
Rapid Prototyping of CRYSTALS-Kyber Primitives on FPGA Using Python-Only HW-SW Flow	286
<i>Dhruva S. Hegde, Mandar Dalai, Manish Prajapati, Sachin B. Patkar, Gaurav Trivedi</i>	
Study of HeavyIon Irradiation Effects in FinFETs at Sub-5 nm Technology Node: Reliability Perspective.....	292
<i>Sresta Valasa, Venkata Ramakrishna Kotha, Sunitha Bhukya, Vadthya Bheemudu, Shubham Tayal, Narendar Vadthiya</i>	
A Low-Power 10-Bit SAR ADC with an Integrated CDAC and C-MOSCAP DAC for Implantable Pacemakers.....	297
<i>Deepika Kumaradasan, Sougata Kumar Kar, Santanu Sarkar</i>	
Automated Design and Configuration of RISC-V Based NoC-MPSoC Framework on FPGA	303
<i>Mekala Bindu Bhargavi, Sai Siddharth Rokkam, Sri Parameswaran, Soumya J</i>	
A Novel and Efficient SPI Enabled RSA Crypto Accelerator for Real-Time Applications	309
<i>Venkata Reddy Kolagatla, Aneesh Raveendran, Vivian Desalphine</i>	
Security Assessment of Rotation Countermeasure for Protection Against Fault Attacks	315
<i>Maitri Iyer, Rishav Bhowmick, Harsh Singh, Jai Gopal Pandey</i>	
Enhanced Edge Detection for Image Segmentation and Its Real-Time Implementation.....	321
<i>Lourdu Jennifer J R, Joy Vasantha Rani S P</i>	
Demonstration of a Vertically Stacked Junctionless Forksheet as Dielectric Modulated Biosensor	327
<i>Navneet Gandhi, Rajeewa Kumar Jaisawal, P. N. Kondekar, Ankit Dixit, Naveen Kumar, Vihar Georgiev, Navjeet Bagga</i>	
Design, Validation and Characterization of Number Theoretic Transform IP Core	331
<i>Koraboyina Anusha, R Nandakumar</i>	
2D-Transitional Metal Dichalcogenide Materials for Bio-Sensors Application: A DFT-Based Approach	337
<i>Ashish Maurya, Shailendra Yadav, Sagar, Kaushal Kishor, Gyanendra Kumar Verma</i>	
Pioneering Accessibility: Development of a Cost-Efficient Optical Imaging System.....	342
<i>Priyanka P, Ashwin Kumar Narasimhan, Hema Brindha M, Angeline Kirubha S. P</i>	
Capacitive Nonlinearity of GFET Compact Model in Quasi-Ballistic Regime for High-Frequency Applications.....	348
<i>Munindra, Banoth Krishna, Dava Nand</i>	

Design and Implementation of High Performance CMOS Cross-Coupled LCVCO for Low Phase Noise.....	353
<i>N R Sivaraaj, Abdul Majeed K K</i>	
Design and Analysis of 8T Radiation Hardened SRAM Using 65nm Process.....	359
<i>Hari Shanker Gupta, Singh Shruti Satyendra, Bhumika Deo, Rane Prathamesh Santosh, Ritesh Khole, Varun Dev Singh, Nishant Kumar, Krish Prakash</i>	
Selecting Rectification Targets for Patching Buggy Circuits	363
<i>Ritaja Das, Priyank Kalla</i>	
A Dynamic Window Size-Based VLSI Architecture Design of Moving Average Filter and Its Vulnerability to Hardware Trojans	369
<i>Moitreya Chaudhury, Binit Kumar Pandit, Ayan Banerjee</i>	
Impact of SRH Lifetime on the Performance of Aluminium Gallium Nitride Based Ultraviolet -C Light Emitting Diodes	375
<i>Balkrishna Choubey, Kankat Ghosh</i>	
Energy-Efficient Hardware Design for CNN-Based ECG Signal Classification in Wearable Bio-Medical Devices	379
<i>Akshayraj M R, Muhammed Raees P C, Varun P Gopi, G. Lakshminarayanan, G. R. Gangadharan, Jayaraj U Kidav</i>	
Dynamic Precision Scaling in MAC Units for Energy-Efficient Computations in Deep Neural Network Accelerators	386
<i>Muhammed Raees P C, Akshayraj M R, Varun P Gopi, G Lakshminarayanan, G R Gangadharan, Jayaraj U Kidav</i>	
HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine	393
<i>Omkar Kokane, Prabhat Sati, Mukul Lokhande, Santosh Kumar Vishvakarma</i>	
Innovative Circuit Level Methodology for FinFET Based Low-Power 6T SRAM Cell Design.....	399
<i>Vishal Gupta, Sribhuvaneshwari H, Tanmaya Kumar Das, Saurabh Khandelwal, Shyam Akashe</i>	
High-Performance Stacked Dynamic Comparator for Analog to Digital Converters.....	404
<i>Aryan Kannaujiya, Vipul Sahu, Ambika Prasad Shah</i>	

Author Index