

2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI 2024)

**Joao Pessoa, Brazil
2-6 September 2024**



**IEEE Catalog Number: CFP24237-POD
ISBN: 979-8-3503-9170-1**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24237-POD
ISBN (Print-On-Demand):	979-8-3503-9170-1
ISBN (Online):	979-8-3503-9169-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Introductory Section

Foreword	7
Organization Committee	8
Technical Program Committee	9

Tutorials

Energy Efficient and Edge Artificial Intelligent IoT. Pietro M. Ferreira, Paris-Saclay (France)	11
Designing asynchronous circuits with standard EDA tools Laurent Fesquet, Grenoble Institute of Technology (France)	11
The State of RISC-V Rafael Sene, RISC-V International (Brazil)	12
Advanced transistors: From electrical characterization to the basic analog block Paula Ghedini Der Agopian, Universidade Estadual Paulista (Brazil)	12
From Silicon to Cloud: Paving the AI Path with Powerful Hardware Antonio Carlos, Universidade Federal do Rio Grande do Sul (Brazil)	13
Advancements in Superconducting Quantum Circuits for Second-Generation Quantum Technologies Francisco Paulo Marques Rouxinol, Universidade Estadual de Campinas (Brazil)	13

Keynote Speakers

Smart Sensing Systems and AI for Precision Agriculture in Climate Changes Era Octavian Adrian Postolache, Instituto Universitário de Lisboa, Portugal	15
A Journey into Neuromorphic Computing: Models, Algorithms, and Implementations Qinru Qiu, Syracuse University	16
Advancements in Superconducting Quantum Circuits for Second-Generation Quantum Technologies Francisco Paulo Marques Rouxinol, Universidade Estadual de Campinas (Brazil)	17

Session I - Analog, RF, Mixed Signal Circuits and Applications I

Chair: Fabián Olivera

- | | | |
|-----|---|----|
| 1.1 | EAVREF: An Evolutionary Algorithm Based Tool for Low-Power CMOS Voltage Reference Designs | 18 |
| | Ana Italiano, Luciana Almeida, Thiago Brito, Mariane Petraglia, Fabián Olivera) | |
| 1.2 | The Digital-Based Operational Transconductance Amplifier: Evolution and Perspective | 23 |
| | Pedro Toledo, Sergio Bampi, Paolo S. Crovetti | |
| 1.3 | A 9.78-ENOB 10 MS/s SAR ADC with a Common Mode Compensation Technique in a 28nm CMOS Node | 30 |
| | Jorge Eduardo Angarita Pérez, Nicolas Orcasitas Garcia, Hugo Hugo Daniel Hernandez Herrera, Javier Ardila | |
| 1.4 | A 5-V 125-kHz Fourth-Order Continuous-Time Sigma-Delta Modulator in 130-nm BCD Technology | 35 |
| | Renan D. Oliveira, Tawan C. dos Santos, Matheus B. S. Carvalho, Cristian Muller, Lucas Compassi-Severo, Alessandro G. Girardi, Paulo C. C. de Aguirre | |
| 1.5 | All-GaN Integrated Overcurrent Protection Circuit Using Only Enhancement-mode p-GaN Devices | 40 |
| | Nataly Pozo, Lionel LT Trojman, Luis Miguel Procel | |
| 1.6 | A Semi-Automated Sizing Tool for CMOS Analog Building Blocks Integrated into EDA Environment | 45 |
| | Rodrigo da Silva Moraes, Lucas Compassi-Severo | |

Session II - Analog, RF, Mixed Signal Circuits and Applications II

Chair: André Mariano

- | | | |
|-----|--|----|
| 2.1 | Voltage Coefficient of Resistance Effect in the Harmonic Distortion of Active-RC Continuous-Time Sigma-Delta Modulators | 50 |
| | Tawan Chryster dos Santos, Alessandro Girardi, Paulo Aguirre | |
| 2.2 | A Divide-by-1.5/2 Prescaler Utilizing Double Data Rate Technique | 55 |
| | Lucas D. Franck, João Navarro, Joao P. Carmo | |
| 2.3 | Design and Evaluation of a 10GHz LNA with Balun and Diodes for HBM and CDM ESD Protection in 28nm CMOS FD-SOI | 60 |
| | Thalis da Costa Guedes, Johan Bourgeat, Manuel J. Barragan, Jean-Marc Duchamp, Philippe Ferrari | |
| 2.4 | Design of Low-Power 5.8-GHz ULV LNTAs using Normalized Biasing Metric | 65 |
| | Vanessa M. F. Botinelly, Filipe Caetano, Osamu Saotome, Pietro Ferreira, Lucas Compassi Severo | |

- 2.5 Layout Design of an Asynchronous Time-Based Image Sensor with Shared DVS Module** 70
Victor de Oliveira, Mirella Carneiro, Fernanda D. V. R. Oliveira Fernando Barúqui, José Gabriel Gomes

Session III: Digital Circuits and Applications I

Chair: José Luís A. Güntzel

- 3.1 Enhancing a Pre-Processing Pan Tompkins VLSI Design Using Approximate Adders** 75
Léo S Ribeiro, Morgana Macedo Azevedo da Rosa, Rafael Soares, Eduardo Antonio da Costa
- 3.2 A Dual-Kernel Size-Configurable Gaussian Filter Architecture** 80
Marcio Monteiro, Ismael Seidel, José Luis Guntzel, Mateus Grellert, Leonardo B Soares, Cristina Meinhardt
- 3.3 Evaluating the Resilience of the Approximate Parallel Prefix Adder (AxPPA) Against Hardware Trojan Horse Injection** 85
Eloisa Leal Barros, Morgana Macedo Azevedo da Rosa, Rodrigo Mattos Dias Lopes, Leonardo Antonietti Ferreira, Eduardo Antonio da Costa, Rafael Soares
- 3.4 Deep Nibble: A 4-bit Number Format for Efficient DNN Training and Inference in FPGA** 90
Luiz Duarte, George Nardes, Wesley Grignani, Douglas R Melo, Cesar Albenes Zeferino
- 3.5 AxMOD: VLSI Modular Reduction Design Exploring Approximate Arithmetic Units** 95
Lourenço Mulling, Morgana Macedo Azevedo da Rosa, Eduardo Antonio da Costa, Rafael Soares

Session IV - Digital Circuits and Applications II

Chair: Fernando Moraes

- 4.1 Impact on Delay, Power and Area of Machine Learning-based Approximate Logic Synthesis** 100
João Carlos Prats Ramos, Naiara Sachetti, Augusto Berndt, Jonata Tyska Carvalho, Cristina Meinhardt
- 4.2 A Nanomagnetic Logic based processor** 105
Luís Miki, Laysson Oliveira Luz, José Nacif, Ricardo Santos Ferreira, Omar P Vilela Neto
- 4.3 Investigating the Influence of Process Variability on Asymmetric Multicore Processors** 110
Thiago S Gonçalves, Antonio Carlos Schneider Beck, Arthur Lorenzon
- 4.4 Efficient Thread Tuning for Asymmetric Multicores** 115
Marcelo Koji Moori, Hiago Rocha, Antonio Carlos Schneider Beck, Arthur Lorenzon

Session V - IoT, Embedded and Edge Architectures

Chair: Luciano Agostini

- 5.1 ADARE: Adaptive Resource Provisioning in Multi-FPGA Edge Environments** 120
Ian Kersz Amaral, Henry Piceni, Michael Guilherme Jordan, Jose Rodrigo Azambuja, Fernanda Kastensmidt, Antonio Carlos Schneider Beck
- 5.2 TARA: Enhancing Real-Time Network Traffic Classification with Hardware Virtual Layers** 125
Julio Vicenzi, Michael Guilherme Jordan, Guilherme Korol, Tiago Knorst, Mateus Beck Rutzig, Antonio Carlos Schneider Beck
- 5.3 NoX: a Compact Open-Source RISC-V Processor for MultiProcessor Systems-on-Chip** 130
Anderson Ignacio da Silva, Jose Rodrigo Azambuja, Altamiro Susin, Antonio Carlos Schneider Beck, Fernanda Kastensmidt

Session VI - EDA/CAD, Test and Reliability

Chair: Jarbas Aryel Nunes da Silveira

- 6.1 Hardening a RISC-V Softcore for Embedded Aerospace Applications in SRAM-based FPGA** 135
Eduardo Marañon Aguilar, Fabio Benevenuti, Fernanda Kastensmidt)
- 6.2 Towards Reliability MRAM for Energy-Efficient Spin-orbit Torque Switching** 140
Zhenghan Fang, Lirida Naviner, Wen Wang, Wei Le, Hao Cai
- 6.3 An evolutionary search for energy recovery opportunities in partially reversible FCN circuits** 145
Bernardo Nunes, Marco Sousa, Jeferson Chaves, Omar Vilela Neto
- 6.4 Drift of Combinational Circuits Failure Rates with a Probabilistic Model Approximated by Partitioning** 150
Esther Goudet, Luis Peña Trevino, Gutemberg Gonçalves dos Santos Júnior, Sayah El Hajji, Fabio Sureau, Lirida Naviner, Jean-Marc Daveau, Philippe Roche
- 6.5 Robustness Analysis of Atomic Silicon Quantum Dot Logic Gates** 155
Arthur Fortini, João Bicalho, Maria Dalila, Omar Vilela Neto, José Nacif, Ricardo Ferreira
- 6.6 Early Neutron Reliability Assessment of an Arm Cortex-M4 through Emulated Fault Injection** 160
Leonardo Reinehr Gobatto, Fabio Benevenuti, Rodrigo Possamai Bastos, Fernanda Kastensmidt, Jose Rodrigo Azambuja

Session VII - SoC, NoC and Reconfigurable Systems

Chair: Cláudio Machado Diniz

- | | | |
|-----|---|-----|
| 7.1 | A Machine Learning Approach for Traffic Anomaly Detection in NoC-based Manycores | 165 |
| | Angelo Elias Dal Zotto, Fernando Moraes | |
| 7.2 | FPGAs for Network Function Virtualization: Challenges in Placement and Partitioning | 170 |
| | Victor Guerra, Gabriel Nazar | |
| 7.3 | Image Classification CNNs using FINN Engine for SRAM-based APSoC in Satellite Applications | 175 |
| | Arthur Ely, Fabio Benevenuti, Guilherme Korol, Antonio Carlos Schneider Beck, Jose Rodrigo Azambuja, Fernanda Kastensmidt | |
| 7.4 | Enabling Programmable Data Planes with C++ and High-Level Synthesis for Custom Packet Forwarding | 180 |
| | Nathan Guimarães, Pablo Rodrigues, Mateus Saquetti, Jose Rodrigo Azambuja, Weverton Cordeiro | |
| 7.5 | Enhancing Manycore Lifetime Through Reinforcement Learning Task Mapping and Migration | 185 |
| | Iaçanã Weber, Vitor Zanini, Fernando Moraes | |
| 7.6 | Joint Computation and Communication Analysis of Hard Real-Time Applications in Manycores | 190 |
| | Anderson Domingues, Lucas Damo, Sergio Johann Filho, Fernando Moraes | |

Session VIII - Visual Signal Processing Systems

Chair: Daniel Palomino

- | | | |
|-----|---|-----|
| 8.1 | Computationally-Efficient Neural Image Compression Using Asymmetric Autoencoders | 195 |
| | Leonardo Augusto, Thiago da Silveira, Mateus Grellert | |
| 8.2 | A Real-Time UHD 4K Hardware for VVC Affine Linear Equation System Solving | 200 |
| | Denis Maass, Marcello Muñoz, Murilo Perleberg, Luciano Agostini, Marcelo Porto | |
| 8.3 | A Hardware-Friendly Acceleration of VVC Affine Motion Estimation Using Decision Trees | 205 |
| | Ramiro Viana, Marta Loose, Rafael Ferreira, Marcelo Porto, Guilherme Correa, Luciano Agostini | |
| 8.4 | Bit-Width Optimized Transposition Buffer Design for the AV1 2D-DCT Transform | 210 |
| | Jelson Stoelben Rodrigues, Jones Goebel, Luciano Agostini, Bruno Zatt, Marcelo Porto | |