

2024 IEEE LLM Aided Design Workshop (LAD 2024)

**San Jose, California, USA
28-29 June 2024**



**IEEE Catalog Number: CFP24VE7-POD
ISBN: 979-8-3503-7609-8**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24VE7-POD
ISBN (Print-On-Demand):	979-8-3503-7609-8
ISBN (Online):	979-8-3503-7608-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

AMSNet: Netlist Dataset for AMS Circuits	1
<i>Zhuofu Tao, Yichen Shi, Yiru Huo, Rui Ye, Zonghang Li, Li Huang, Chen Wu, Na Bai, Zhiping Yu, Ting-Jung Lin, Lei He</i>	
VerilogReader: LLM-Aided Hardware Test Generation.....	6
<i>Ruiyang Ma, Yuxin Yang, Ziqian Liu, Jiayi Zhang, Min Li, Junhua Huang, Guojie Luo</i>	
RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution	11
<i>Shang Liu, Wenji Fang, Yao Lu, Qijun Zhang, Hongce Zhang, Zhiyao Xie</i>	
EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD.....	16
<i>Bing-Yue Wu, Utsav Sharma, Sai R. D. Kankipati, Ajay Yadav, Bintu K. George, Sai R. Guntupalli, Austin Rovinski, Vidya A. Chhabria</i>	
MG-Verilog: Multi-Grained Dataset Towards Enhanced LLM-Assisted Verilog Generation	21
<i>Yongan Zhang, Zhongzhi Yu, Yonggan Fu, Cheng Wan, Yingyan C. Lin</i>	
Assessing Economic Viability: A Comparative Analysis of Total Cost of Ownership for Domain-Adapted Large Language Models Versus State-Of-The-Art Counterparts in Chip Design Coding Assistance.....	26
<i>Amit Sharma, Teodor-Dumitru Ene, Kishor Kunal, Mingjie Liu, Zafar Hasan, Haoxing Ren</i>	
A Multi-Expert Large Language Model Architecture for Verilog Code Generation	32
<i>Bardia Nadimi, Hao Zheng</i>	
VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation	37
<i>Prashanth Vijayaraghavan, Luyao Shi, Stefano Ambrogio, Charles Mackin, Apoorva Nitsure, David Beymer, Ehsan Degan</i>	
Evaluating LLMs for Hardware Design and Test	43
<i>Jason Blocklove, Siddharth Garg, Ramesh Karri, Hammond Pearce</i>	
From Bugs to Fixes: HDL Bug Identification and Patching using LLMs and RAG	49
<i>Khushboo Qayyum, Muhammad Hassan, Sallar Ahmadi-Pour, Chandan K. Jha, Rolf Drechsler</i>	
VGv: Verilog Generation using Visual Capabilities of Multi-Modal Large Language Models	54
<i>Sam-Zaak Wong, Gwok-Waa Wan, Dongping Liu, Xi Wang</i>	
HDLEval Benchmarking LLMs for Multiple HDLs	59
<i>Farzaneh R. Kashanaki, Mark Zakharov, Jose Renau</i>	
RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects	64
<i>Ahmed Allam, Mohamed Shalan</i>	
CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation	69
<i>Matthew Delorenzo, Vasudev Gohil, Jeyavijayan Rajendran</i>	
Large Language Model (LLM) for Standard Cell Layout Design Optimization.....	74
<i>Chia-Tung Ho, Haoxing Ren</i>	

FabSage: A Large Multimodal Model for IC Defect Detection, Analysis, and Knowledge Querying	80
<i>Yuqi Jiang, Qian Jin, Xudong Lu, Qi Sun, Cheng Zhuo</i>	
Qiskit Code Assistant: Training LLMs for Generating Quantum Computing Code.....	85
<i>Nicolas Dupuis, Luca Buratti, Sanjay Vishwakarma, Aitana V. Forrat, David Kremer, Ismael Faro, Ruchir Puri, Juan Cruz-Benito</i>	
Evaluating Large Language Models for G-Code Debugging, Manipulation, and Comprehension	89
<i>Anushrut Jignasu, Kelly Marshall, Baskar Ganapathysubramanian, Aditya Balu, Chinmay Hegde, Adarsh Krishnamurthy</i>	
Can Low-Rank Knowledge Distillation in LLMs be Useful for Microelectronic Reasoning?.....	94
<i>Nirjhor Rouf, Fin Amin, Paul D. Franzon</i>	
Toward Hardware Security Benchmarking of LLMs	100
<i>Raheel Afsharmazayejani, Mohammad M. Shahmiri, Parker Link, Hammond Pearce, Benjamin Tan</i>	
Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De- Hallucination	107
<i>Luyao Shi, Michael Kazda, Bradley Sears, Nick Shropshire, Ruchir Puri</i>	
C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?.....	112
<i>Luca Collini, Siddharth Garg, Ramesh Karri</i>	
Novel Preprocessing Technique for Data Embedding in Engineering Code Generation using Large Language Model.....	124
<i>Yu-Chen Lin, Akhilesh Kumar, Norman Chang, Wenliang Zhang, Muhammad Zakir, Rucha Apte, Haiyang He, Chao Wang, Jyh-Shing R. Jang</i>	
LLM-Aided Explanations of EDA Synthesis Errors	129
<i>Siyu Qiu, Benjamin Tan, Hammond Pearce</i>	
CircuitSynth: Leveraging Large Language Models for Circuit Topology Synthesis.....	135
<i>Prashanth Vijayaraghavan, Luyao Shi, Ehsan Degan, Xin Zhang</i>	
An Iteratively-Refined Dataset for High-Level Synthesis Functional Verification Through LLM- Aided Bug Injection	141
<i>Lily Jiaxin Wan, Hanchen Ye, Jinghua Wang, Manvi Jha, Deming Chen</i>	
Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models	147
<i>Haocheng Xu, Haotian Hu, Sitao Huang</i>	
AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi- LLMs.....	152
<i>Wenji Fang, Mengming Li, Min Li, Zhiyuan Yan, Shang Liu, Hongce Zhang, Zhiyao Xie</i>	
Boosting Productivity of Hardware Documentation using Large Language Models	153
<i>Saruni Fernando, Robert Kunzelmann, Daniela S. Lopera, Jad Al Halabi, Wolfgang Ecker</i>	
LLM-Aided Compilation for Tensor Accelerators	154
<i>Charles Hong, Sahil Bhatia, Altan Haan, Shengjun K. Dong, Dima Nikiforov, Alvin Cheung, Yakun S. Shao</i>	
Assessment of Pre-Trained Large Language Models for Hardware Trojan Detection in RTL Designs	168
<i>Gwok-Waa Wan, Sam-Zaak Wong, Dongping Liu, Xi Wang</i>	

Author Index