2024 IEEE 8th International Test Conference India (ITC India 2024)

Bangalore, India 21-23 July 2024



IEEE Catalog Number: CFP24N34-POD ISBN:

979-8-3503-5260-3

Copyright \odot 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24N34-POD

 ISBN (Print-On-Demand):
 979-8-3503-5260-3

 ISBN (Online):
 979-8-3503-5259-7

ISSN: 2833-8383

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



ITC India 2024 Table of Contents

Table of Contents

Shift Power Reduction in High-Performance Clock Network Designs	1
Test Selection for Periodic In-field health-check monitoring in fail-safe applications Ravikumar Cp	7
DSP-based Mutual Testing for Automotive and Industrial ICs	13
Silicon Correlation in SLM: An Integrated Strategy for Chip Performance Optimization Abhishek Das, Durga Prasad Bade, Leela Krishna Thota and Akshay Kavukuntla	19
In-field Fault Detection Framework for Edge Accelerator using Autoencoder	26
Optimized Timing Aware ATPG for At-Speed Test of Cell Internal Faults	32
LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification	38
Application Specific Integrated Data Processing in ADCs for High Accuracy, Low Latency Advanced Real Time Control Systems	44
Exploring Cross-Temperature Reliability in 3D NAND Through Layer-dependent Bit Error Analysis	50
An FPGA based Emulation of Source Synchronous Protocol-Aware Timing Stress Test P R R K Tirumalesu Manda, Vinodh J Rakesh, Vasavi Ghanta and Jagadish Raju Krishna Raju	55
Concurrent Low Power Built-in Self-Test for Safety Critical SoCs	61
Optimize Test Pattern Count via Efficient Operation of IEEE 1687 SIBs	67
On the Asymmetry of Stuck-at Fault Sensitivity in Memristive Neural Architectures Manobendra Nath Mondal, Animesh Basak Chowdhury, Santlal Prajapati, Susmita Sur-Kolay and Bhargab B. Bhattacharya	71
A Hybrid Test Point Insertion Strategy for Improved Test Metrics	77
Accelerating First Silicon Validation By Leveraging FPGA Capabilities	84

ITC India 2024 Table of Contents

Application of Machine Learning in De-embedding of Signal Integrity Parameters for	00
High Speed Serial Link	90
Maneesh Pandey, Mohit Goyal and Ajay Dash	
A Formal Based Verification Methodology for DFD Mux-Tree Hierarchies	95
Shift-Left Principle for Faster Post-Silicon Validation: LPDDR4 Controller Bring-up1 Vinodh J Rakesh, Jithesh Pothandy Karayi, Chaitanya Kumar Reddy Mallu, Karthick Somu, Vasavi Ghanta and Timmy E Peter	.01