# 2024 IEEE 32nd Annual **International Symposium on Field-Programmable Custom Computing Machines** (FCCM 2024)

Orlando, Florida, USA 5-8 May 2024



**IEEE Catalog Number: CFP24054-POD ISBN**:

979-8-3503-7244-1

## Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24054-POD

 ISBN (Print-On-Demand):
 979-8-3503-7244-1

 ISBN (Online):
 979-8-3503-7243-4

ISSN: 2576-2613

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) FCCM 2024

#### **Table of Contents**

Message from General Chairsxii
Message from Program Chairs xiii
Organizing Committeexiv
Program Committeexv
Sponsorsxvii
Applications
Bandwidth Efficient Homomorphic Encrypted Discrete Fourier Transform Acceleration on FPGA 1 Zhihan Xu (University of Southern California), Yang Yang (University of Southern California), Rajgopal Kannan (DEVCOM Army Research Office), and Viktor K. Prasanna (University of Southern California)
High Throughput Massive MIMO Signal Decoding Using Multi-Level Tree Search on FPGAs
PCQ: Parallel Compact Quantum Circuit Simulation
Arithmetic
HiHiSpMV: Sparse Matrix Vector Multiplication with Hierarchical Row Reductions on FPGAs with High Bandwidth Memory

Efficient 8-bit Matrix Multiplication on Intel Agilex-5 FPGAs	
Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs	
Machine Learning I	
GCV-Turbo: End-to-end Acceleration of GNN-Based Computer Vision Tasks on FPGA	
Accelerating ViT Inference on FPGA through Static and Dynamic Pruning	
LAMPS: A Layer-Wised Mixed-Precision-and-Sparsity Accelerator for NAS-Optimized CNNs on FPGA 90  Shuxin Yang (Southern University of Science and Technology, China), Chenchen Ding (Southern University of Science and Technology, China), Mingqiang Huang (Southern University of Science and Technology, China), Kai Li (Southern University of Science and Technology, China), Chenghao Li (Southern University of Science and Technology, China), Zikun Wei (Southern University of Science and Technology, China), Sixiao Huang (Southern University of Science and Technology, China), Jingyao Dong (Southern University of Science and Technology, China), Liuyang Zhang (Southern University of Science and Technology, China), and Hao Yu (Southern University of Science and Technology, China)	
LGBM2VHDL: Mapping of LightGBM Models to FPGA	
Compilation & CAD Tool	
LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization	

A Data-Driven, Congestion-Aware and Open-Source Timing-Driven FPGA Placer Accelerated by GPUs	115
Zhili Xiong (The University of Texas at Austin, USA), Rachel Selina Rajarathnam (The University of Texas at Austin, USA), and David Z. Pan (The University of Texas at Austin, USA)	
Synthesis of LUT Networks for Random-Looking Dense Functions with Don't Cares — Towards Efficient FPGA Implementation of DNN	126
A Routability-Driven Ultrascale FPGA Macro Placer with Complex Design Constraints	133
Architecture and CGRA	
HardCilk: Cilk-Like Task Parallelism for FPGAs Mohamed Shahawy (Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland), Canberk Sönmez (Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland), Cemalettin Belentepe (Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland), and Paolo Ienne (Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland)	140
Mapping Enumeration for Multi-context CGRAs Using Zero-Suppressed Binary Decision Diagram 151  Rami Beidas (University of Toronto, Canada) and Jason H. Anderson (University of Toronto, Canada)	s
MPC-Wrapper: Fully Harnessing the Potential of Samsung Aquabolt-XL HBM2-PIM on FPGAs  Jinwoo Choi (Yonsei University), Yeonan Ha (Yonsei University), Hanna Cha (Yonsei University), Seil Lee (Yonsei University), Sungchul Lee (Yonsei University), Jounghoo Lee (Yonsei University), Shin-haeng Kang (Samsung Electronics), Bongjun Kim (Samsung Advanced Institute of Technology), Hanwoong Jung (Samsung Advanced Institute of Technology), Hanjun Kim (Yonsei University), and Youngsok Kim (Yonsei University)	162
FINESSD: Near-Storage Feature Selection with Mutual Information for Resource-Limited FPGAs Nikolaos Kyparissas (The University of Manchester), Gavin Brown (The University of Manchester), and Mikel Luján (The University of Manchester)	173

### **Machine Learning 2**

SMOF: Streaming Modern CNNs on FPGAs with Smart Off-Chip Eviction	85
MRH-GCN: An Efficient GCN Accelerator for Multi-Relation Heterogeneous Graph	97
A Novel FPGA Accelerator of R(2+1)D	<b>)4</b>
Poster Session A	
A Near-Sensor Image Processing Accelerator for Low-end FPGA Design	11
if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs	12
FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity and Mixed Precision	13
SDAcc: A Stable Diffusion Accelerator on FPGA via Software-Hardware Co-Design	14
Learned Index Acceleration with FPGAs: A SMART Approach 21 Geetesh More (University of New Brunswick), Suprio Ray (University of New Brunswick), and Kenneth B. Kent (University of New Brunswick)	15
SpGCN: An FPGA-Based Graph Convolutional Network Accelerator for Sparse Graphs	16
HBMorphic: FHE Acceleration via HBM-Enabled Recursive Karatsuba Multiplier on FPGA	17

#### **Poster Session B**

OS4C: An Open-Source SR-IOV System for SmartNIC-Based Cloud Platforms	218
High-Performance Reconfigurable Accelerator for Knowledge Graph Reasoning	219
BitSys: Bitwise Systolic Array Architecture for Multi-Precision Quantized Hardware Accelerators	220
RingTK: A Ring, Parallel and High Performance Top-K Sorter on FPGA  Huawen Liang (University of Science and Technology of China, China), Qizhe Wu (University of Science and Technology of China, China), Wei Yuan (University of Science and Technology of China, China), Teng Tian (University of Science and Technology of China, China), and Xi Jin (University of Science and Technology of China, China)	221
Stay Flexible: A High-Performance FPGA NPU Overlay for Graph Neural Networks	222
The BRAM is the Limit: Shattering Myths, Shaping Standards, and Building Scalable PIM Accelerators	223
Etna: MLIR-Based System-Level Design and Optimization for Transparent Application  Execution on CPU-FPGA Nodes	224

#### **PhD Forum Session**

Ph.D. Project: Optimizing the Data Traffic for Large Graph Processing on FPGA via a Stateful Approach  Qianyu Cheng (University of Science and Technology of China, China),	. 225
Teng Wang (University of Science and Technology of China, China), and Chao Wang (University of Science and Technology of China, China)	
PhD Project: Reconfigurable Network on Chip Architecture Through Topology Obfuscation For Protecting SoC Against Reverse Engineering	. 227
Dipal Halder (University of Florida, Florida) and Sandip Ray (University of Florida, Florida)	. 221
Ph.D. Project: Field-Programmable Computing for Bayesian Network Structure Learning	. 229
Ph.D. Project: Achieving Low-Latency Acceleration on Multi-FPGA for GPT Application	, 231
Ph.D. Project: Investigating oneAPI Performance & Scalability using Feedforward FFT Architectures	. 233
James Bickerstaff (University of Pittsburgh, USA) and Alan D. George (University of Pittsburgh, USA)	. 200
Ph.D. Project: Accelerated Machine Learning for On-Orbit OPIR Target Detection	. 235
Ph.D. Project: A Compiler-Driven Approach to HW/SW Co-Design of Deep-Learning Accelerators Tendayi Kamucheka (University of Arkansas, Arkansas) and David Andrews (University of Arkansas, Arkansas)	3 237
Ph.D. Project: ManAge: A Tool for Timing Characterization of FPGAs  Bardia Babaei (The University of Manchester, UK) and Dirk Koch (The University of Manchester, UK; Heidelberg University, DE)	. 239
Ph.D. Project: Compiler-Driven Hardware/Software Co-Design for Embedded AI	. 241
Ph.D. Project Investigating Chiplet Interfaces for Efficient Near-Sensor Computing in Visual On-Device Intelligence	. 243
Ph.D. Project: Modernizing High-Level Hardware Design Workflows	. 245
Ph.D. Project - IsoFPGA - A Novel CMOS Galvanic Isolation Technique for Remote Physical Attacks in Multi-Tenant Cloud FPGA	. 247
Ph.D. Project: Systems-on-Chip to Implement Zero-Trust Architectures	. 249

Author Index	251
--------------	-----