2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA 2024)

Buenos Aires, Argentina 29 June - 3 July 2024

Pages 1-659



IEEE Catalog Number: CFP24030-POD **ISBN:**

979-8-3503-2659-8

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP24030-POD
ISBN (Print-On-Demand):	979-8-3503-2659-8
ISBN (Online):	979-8-3503-2658-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA) **ISCA 2024**

Table of Contents

Message from the General Chairs	
Message from the Program Chairs	
Organizing Committee	
Program Committee	xxix
Message from the Industry Track Program Chair	xxxiv
Sponsors	

Session 1A: Microarchitectire

 GhOST: A GPU Out-of-Order Scheduling Technique for Stall Reduction
 AVM-BTB: Adaptive and Virtualized Multi-Level Branch Target Buffer
The Maya Cache: A Storage-Efficient and Secure Fully-Associative Last-Level Cache

Session 1B: Emerging Technologies

DS-GL: Advancing Graph Learning via Harnessing Nature's Power Within Scalable Dynamical Systems Ruibing Song (University of Rochester, USA), Chunshu Wu (University of Rochester, USA), Chuan Liu (University of Rochester, USA), Ang Li (Pacific Northwest National Laboratory, USA), Michael Huang (University of Rochester, USA), and Tony (Tong) Geng (University of Rochester, USA)	45
ReAIM: A ReRAM-Based Adaptive Ising Machine for Solving Combinatorial Optimization Problems	58
Mirage: An RNS-Based Photonic Accelerator for DNN Training Cansu Demirkiran (Boston University, USA), Guowei Yang (Boston University, USA), Darius Bunandar (Lightmatter, USA), and Ajay Joshi (Boston University, USA)	73

Session 2: Best Paper Session

Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution
QuTracer: Mitigating Quantum Gate and Measurement Errors by Tracing Subsets of Qubits 103 Peiyi Li (North Carolina State University, USA), Ji Liu (Argonne National Laboratory, USA), Alvin Gonzales (Argonne National Laboratory, USA), Zain Hamid Saleem (Argonne National Laboratory, USA), Huiyang Zhou (North Carolina State University, USA), and Paul Hovland (Argonne National Laboratory, USA)
Splitwise: Efficient Generative LLM Inference Using Phase Splitting
 HiFi-DRAM: Enabling High-Fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging

Qijing Huang (NVIDIA), Po-An Tsai (NVIDIA), Joel S. Emer (MIT CSAIL / NVIDIA), and Angshuman Parashar (NVIDIA)

A Tale of Two Domains: Exploring Efficient Architecture Design for Truly Autonomous Things.... 167 Xiaofeng Hou (Shanghai Jiao Tong University, China), Tongqiao Xu (Shanghai Jiao Tong University, China), Chao Li (Shanghai Jiao Tong University, China), Cheng Xu (Shanghai Jiao Tong University, China), Jiacheng Liu (Chinese University of Hong Kong, China), Yang Hu (Tsinghua University, China), Jieru Zhao (Shanghai Jiao Tong University, China), Jingwen Leng (Shanghai Jiao Tong University, China), Jingwen Leng (Shanghai Jiao Tong University, China), Kwang-Ting Cheng (Hong Kong University of Science and Technology, China), and Minyi Guo (Shanghai Jiao Tong University, China)

Session 3A: Networking

Determining the Minimum Number of Virtual Networks for Different Coherence Protocols
 FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
Waferscale Network Switches
The Case For Data Centre Hyperloops
 PID-Comm: A Fast and Flexible Collective Communication Framework for Commodity Processing-in-DIMM Devices

Session 3B: Quantum Computing

Bosehedral: Compiler Optimization for Bosonic Quantum Computing	.61
 Tetris: A Compilation Framework for VQA Applications in Quantum Computing	77
 Atomique: A Quantum Compiler for Reconfigurable Neutral Atom Arrays	.93
 Suppressing Correlated Noise in Quantum Computers via Context-Aware Compiling	10
A SAT Scalpel for Lattice Surgery: Representation and Synthesis of Subroutines for Surface-Code Fault-Tolerant Quantum Computing	25

Session 4A: PIM Accelerators

PreSto: An In-Storage Data Preprocessing System for Training Recommendation Models Yunjae Lee (KAIST, South Korea), Hyeseong Kim (KAIST, South Korea), and Minsoo Rhu (KAIST, South Korea)	340
pSyncPIM: Partially Synchronous Execution of Sparse Matrix Operations for All-Bank PIM Architectures Daehyeon Baek (Samsung SDS, Republic of Korea), Soojin Hwang (KAIST, Republic of Korea), and Jaehyuk Huh (KAIST, Republic of Korea)	. 354
NDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search throug Near Data Processing Yitu Wang (Duke University, USA), Shiyu Li (Duke University, USA), Qilin Zheng (Duke University, USA), Linghao Song (University of California, Los Angeles, USA), Zongwang Li (Samsung Semiconductor, Inc., USA), Andrew Chang (Samsung Semiconductor, Inc., USA), Hai Li (Duke University, USA), and Yiran Chen (Duke University, USA)	

Enabling Efficient Large Recommendation Model Training with Near CXL Memory Processing Haifeng Liu (Huazhong University of Science and Technology, China), Long Zheng (Huazhong University of Science and Technology, China), Yu Huang (Huazhong University of Science and Technology, China; Zhejiang Lab, China), Jingyi Zhou (Huazhong University of Science and Technology, China), Chaoqiang Liu (Huazhong University of Science and Technology, China), Runze Wang (Huazhong University of Science and Technology, China), Xiaofei Liao (Huazhong University of Science and Technology, China), Hai Jin (Huazhong University of Science and Technology, China), Hai Jin (Huazhong University of Science and Technology, China), and Jingling Xue (University of New South Wales, Australia)	382
Exploiting Similarity Opportunities of Emerging Vision AI Models on Hybrid Bonding Architecture	396
Zhiheng Yue (Tsinghua University, China), Huizheng Wang (Tsinghua	
University, China), Jiahao Fang (Tsinghua University, China), Jinyi	
Deng (Tsinghua University, China), Guangyang Lu (Tsinghua university,	
China), Fengbin Tu (The Hong Kong University of Science and Turburkey China) Privice Cur (Tringhage university China) Neurona Li	
Technology, China), Ruiqi Guo (Tsinghua university, China), Yuxuan Li (Tsinghua University, China), Yuhin Qin (Tsinghua University, China)	
(Tsinghua University, China), Yubin Qin (Tsinghua University, China), Yang Wang (Tsinghua University, China), Chao Li (Shanghai Jiao Tong	
University), Huiming Han (Tsinghua University, China), Shaojun Wei	
(Tsinghua University, China), Yang Hu (Tsinghua University, China),	

Session 4B: Cloud Technologies

ElasticRec: A Microservice-Based Model Serving Architecture Enabling Elastic Resource Scaling for Recommendation Models <i>Yujeong Choi (KAIST), Jiin Kim (KAIST), and Minsoo Rhu (KAIST)</i>	410
Derm: SLA-Aware Resource Management for Highly Dynamic Microservices Liao Chen (University of Macau), Shutian Luo (Yale University), Chenyu Lin (University of Macau, Macau SAR, China), Zizhao Mo (University of Macau, Macau SAR, China), Huanle Xu (University of Macau, Macau SAR, China), Kejiang Ye (Shenzhen Institute of Advanced Technology), and Chengzhong Xu (University of Macau, Macau SAR, China)	424
 SmartOClock: Workload- and Risk-Aware Overclocking in the Cloud	437

Designing Cloud Servers for Lower Carbon
Jaylen Wang (Carnegie Mellon University), Daniel S. Berger (Microsoft
and University of Washington), Fiodar Kazhamiaka (Microsoft), Celine
Irvene (Microsoft), Chaojie Zhang (Microsoft), Esha Choukse
(Microsoft), Kali Frost (Microsoft), Rodrigo Fonseca (Microsoft),
Brijesh Warrier (Microsoft), Chetan Bansal (Microsoft), Jonathan Stern
(Microsoft), Ricardo Bianchini (Microsoft), and Akshitha Sriraman
(Carnegie Mellon University)
EcoFaaS: Rethinking the Design of Serverless Environments for Energy Efficiency
Jovan Stojkovic (University of Illinois at Urbana-Champaign), Nikoleta
Iliakopoulou (University of Illinois at Urbana-Champaign), Tianyin Xu
(University of Illinois at Urbana-Champaign), Hubertus Franke (IBM
Research), and Josep Torrellas (University of Illinois at
Urbana-Champaign)

Session 5A: Tools and Analysis

AIO: An Abstraction for Performance Analysis Across Diverse Accelerator Architectures Joseph Rogers (Norwegian University of Science and Technology (NTNU), Norway), Taha Soliman (Robert Bosch GmbH Corporate Research, Germany), and Magnus Jahre (Norwegian University of Science and Technology (NTNU), Norway)	487
 FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL Designs Joonho Whangbo (UC Berkeley), Edwin Lim (CMU), Chengyi Lux Zhang (UC Berkeley), Kevin Anderson (UC Berkeley), Abraham Gonzalez (UC Berkeley), Raghav Gupta (UC Berkeley), Nivedha Krishnakumar (UC Berkeley), Sagar Karandikar (UC Berkeley), Borivoje Nikolic (UC Berkeley), Yakun Sophia Shao (UC Berkeley), and Krste Asanovic (UC Berkeley) 	501
 Harpocrates: Breaking the Silence of CPU Faults through Hardware-in-the-Loop Program Generation Nikos Karystinos (University of Athens, Greece), Odysseas Chatzopoulos (University of Athens, Greece), George-Marios Fragkoulis (University of Athens, Greece), George Papadimitriou (University of Athens, Greece), Dimitris Gizopoulos (University of Athens, Greece), and Sudhanva Gurumurthi (Advanced Micro Devices, Inc, USA) 	516
The Dataflow Abstract Machine Simulator Framework Nathan Zhang (Stanford University, USA), Rubens Lacouture (Stanford University, USA), Gina Sohn (Stanford University, USA), Paul Mure (Massachusetts Institute of Technology, USA), Qizheng Zhang (Stanford University, USA), Fredrik Kjolstad (Stanford University, USA), and Kunle Olukotun (Stanford University, USA)	532

Session 5B: Accelerators for Emerging Workloads I

Tartan: Microarchitecting a Robotic Processor	548
Mohammad Bakhshalipour (Carnegie Mellon University, USA) and Phillip	
B. Gibbons (Carnegie Mellon University, USA)	

Deval Shah (University of British Columbia, Canada) and Tor M. Aamodt (University of British Columbia, Canada) BLESS: Bandwidth and Locality Enhanced SMEM Seeding Acceleration for DNA Sequencing 582 Seunghee Han (KAIST, South Korea), Seungiae Moon (KAIST, South Korea), Teokkyu Suh (KAIST, South Korea), Jaehoon Heo (KAIST, South Korea), and Joo-Young Kim (KAIST, South Korea) QUETZAL: Vector Acceleration Framework for Modern Genome Sequence Analysis Algorithms .. 597 Julian Pavon (Barcelona Supercomputing Center, Spain), Ivan Vargas Valdivieso (Barcelona Supercomputing Center), Carlos Rojas (Barcelona Supercomputing Center, Spain), Cesar Hernandez (Barcelona Supercomputing Center, Spain), Mehmet Aslan (TOBB ETU University of Economics & Technology, Turkey), Roger Figueras (Barcelona Supercomputing Center, Spain), Yichao Yuan (University of Michigan, USA), Joel Lindegger (ETH Zurich, Switzerland), Mohammed Alser (ETH Zurich, Switzerland), Francesc Moll (Barcelona Supercomputing Center, Spain), Santiago Marco-Sola (Barcelona Supercomputing Center, Spain), Oguz Ergin (TOBB ETU University of Economics & Technology, Turkey), Nishil Talati (University of Michigan, USA), Onur Mutlu (ETH Zurich, Switzerland), Osman Unsal (Barcelona Supercomputing Center, Spain), Mateo Valero (Barcelona Supercomputing Center, Spain), and Adrian Cristal (Barcelona Supercomputing Center, Spain)

Session 6A: NDP Technologies

HAL: Hardware-Assisted Load Balancing for Energy-Efficient SNIC-Host Cooperative Computing..... 613

Jinghan Huang (University of Illinois Urbana-Champaign, USA), Jiaqi Lou (University of Illinois Urbana-Champaign, USA), Srikar Vanavasam (University of Illinois Urbana-Champaign, USA), Xinhao Kong (Duke University, USA), Houxiang Ji (University of Illinois Urbana-Champaign, USA), Ipoom Jeong (University of Illinois Urbana-Champaign, USA), Danyang Zhuo (Duke University, USA), Eun Kyung Lee (IBM Research, USA), and Nam Sung Kim (University of Illinois Urbana-Champaign, USA)

NDPBridge: Enabling Cross-Bank Coordination in Near-DRAM-Bank Processing Architectures 628

Boyu Tian (Tsinghua University, China), Yiwei Li (Tsinghua University, China), Li Jiang (Shanghai Jiao Tong University, China; Shanghai Qi Zhi Institute, China; Huawei Technologies Co., Ltd., China), Shuangyu Cai (Tsinghua University, China), and Mingyu Gao (Tsinghua University, China; Shanghai Qi Zhi Institute, China)

 UM-PIM: DRAM-Based PIM with Uniform & Shared Memory Space	4
 MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Analysis with In-Storage Processing	0
 On Error Correction for Nonvolatile Processing-In-Memory	8

Session 6B: Security

MetaLeak: Uncovering Side Channels in Secure Processor Architectures Exploiting Metadata Hafizul Islam Chowdhuryy (University of Central Florida, USA), Hao Zheng (University of Central Florida, USA), and Fan Yao (University of Central Florida, USA)	693
sNPU: Trusted Execution Environments on Integrated NPUs	708
Erhu Feng (Shanghai Jiao Tong University, China; Ministry of	
Education, China), Dahu Feng (Tsinghua university), Dong Du (Shanghai	
Jiao Tong University, China; Ministry of Education, China), Yubin Xia	
(Shanghai Jiao Tong University, China; Ministry of Education, China),	
and Haibo Chen (Shanghai Jiao Tong University, China; Chinese Academy	
of Sciences, China)	
Counter-Light Memory Encryption	724
Xin Wang (Virginia Tech), Jagadish Kotra (AMD), Alex Jones (University	
of Pittsburgh), Wenjie Xiong (Virginia Tech), and Xun Jian (Virginia	
Tech)	

Perspective: A Principled Framework for Pliable and Secure Speculation in Operating	
Systems	'39
Tae Hoon Kim (Carnegie Mellon University, USA), David Rudo (Carnegie	
Mellon University, USA), Kaiyang Zhao (Carnegie Mellon University,	
USA), Zirui Neil Zhao (University of Illinois Urbana-Champaign, USA),	
and Dimitrios Skarlatos (Carnegie Mellon University, USA)	
HEAP: A Fully Homomorphic Encryption Accelerator with Parallelized Bootstrapping	'56
Rashmi Agrawal (Boston University, United States), Anantha	
Chandrakasan (MIT, United States), and Ajay Joshi (Boston University,	
United States)	

Session 6C: Parallel Architectures

 Scalable, Programmable and Dense: The HammerBlade Open-Source RISC-V Manycore
 HADES: Hardware-Assisted Distributed Transactions in the Age of Fast Networks and SmartNICs
 BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCs

MAD-Max Beyond Single-Node: Enabling Large Machine Learning Model Acceleration on	
Distributed Systems	818
Samuel Hsia (FAIR At Meta; Harvard University, United States of	
America), Alicia Golden (Harvard University, United States of	
America), Bilge Acun (FAIR at Meta), Newsha Ardalani (FAIR at Meta),	
Zachary DeVito (FAIR at Meta), Gu-Yeon Wei (Harvard University, United	
States of America), David Brooks (Harvard University, United States of	
America), and Carole-Jean Wu (FAIR at Meta)	
Barre Chord: Efficient Virtual Memory Translation for Multi-Chip-Module GPUs	834
Yuan Feng (University of California, Merced), Seonjin Na (Georgia	
Institute of Technology), Hyesoon Kim (Georgia Institute of	
Technology), and Hyeran Jeon (University of California, Merced)	

Session 7: Industry Session

Intel Accelerators Ecosystem: An SoC-Oriented Perspective Yifan Yuan (Intel Labs), Ren Wang (Intel Labs), Narayan Ranganathan (Intel Labs), Nikhil Rao (Intel Labs), Sanjay Kumar (Intel Labs), Philip Lantz (Intel Labs), Vivekananthan Sanjeepan (Intel Labs), Jorge Cabrera (Intel Labs), Atul Kwatra (Intel Labs), Rajesh Sankaran (Intel Labs), Ipoom Jeong (University of Illinois at Urbana-Champaign), and Nam Sung Kim (University of Illinois at Urbana-Champaign)	848
Circular Reconfigurable Parallel Processor for Edge Computing Yuan Li (AzurEngine Technologies), Jianbin Zhu (AzurEngine Technologies), Yao Fu (AzurEngine Technologies), Yu Lei (AzurEngine Technologies), Toshio Nagata (AzurEngine Technologies), Ryan Braidwood (AzurEngine Technologies), Haohuan Fu (Tsinghua University), Juepeng Zheng (Sun Yat-Sen University), Wayne Luk (Imperial College London), and Hongxiang Fan (Imperial College London and University of Cambridge)	
 Realizing the AMD Exascale Heterogeneous Processor Vision	

TCP: A Tensor Contraction Processor for AI Workloads	890
Hanjoon Kim (Furiosa AI, Inc.), Younggeun Choi (Furiosa AI, Inc.),	
Junyoung Park (Furiosa AI, Inc.), Byeongwook Bae (Furiosa AI, Inc.),	
Hyunmin Jeong (Furiosa AI, Inc.), Sang Min Lee (Furiosa AI, Inc.),	
Jeseung Yeon (Furiosa AI, Inc.), Minho Kim (Furiosa AI, Inc.),	
Changjae Park (Furiosa AI, Inc.), Boncheol Gu (Furiosa AI, Inc.),	
Changman Lee (Furiosa AI, Inc.), Jaeick Bae (Furiosa AI, Inc.),	
SungGyeong Bae (Furiosa AI, Inc.), Yojung Cha (Furiosa AI, Inc.),	
Wooyoung Choe (Furiosa AI, Inc.), Jonguk Choi (Furiosa AI, Inc.), Juho	
Ha (Furiosa AI, Inc.), Hyuck Han (Furiosa AI, Inc.), Namoh Hwang	
(Furiosa AI, Inc.), Seokha Hwang (Furiosa AI, Inc.), Kiseok Jang	
(Furiosa AI, Inc.), Haechan Je (Furiosa AI, Inc.), Hojin Jeon (Furiosa	
AI, Inc.), Jaewoo Jeon (Furiosa AI, Inc.), Hyunjun Jeong (Furiosa AI,	
Inc.), Yeonsu Jung (Furiosa AI, Inc.), Dongok Kang (Furiosa AI, Inc.),	
Hyewon Kim (Furiosa AI, Inc.), Minjae Kim (Furiosa AI, Inc.), Muhwan	
Kim (Furiosa AI, Inc.), Sewon Kim (Furiosa AI, Inc.), Suhyung Kim	
(Furiosa AI, Inc.), Won Kim (Furiosa AI, Inc.), Yong Kim (Furiosa AI,	
Inc.), Youngsik Kim (Furiosa AI, Inc.), Younki Ku (Furiosa AI, Inc.),	
Jeong Ki Lee (Furiosa AI, Inc.), Juyun Lee (Furiosa AI, Inc.),	
Kyungjae Lee (Furiosa AI, Inc.), Seokho Lee (Furiosa AI, Inc.), Minwoo	
Noh (Furiosa AI, Inc.), Hyuntaek Oh (Furiosa AI, Inc.), Gyunghee Park	
(Furiosa AI, Inc.), Sanguk Park (Furiosa AI, Inc.), Jimin Seo (Furiosa	
AI, Inc.), Jungyoung Seong (Furiosa AI, Inc.), June Paik (Furiosa AI,	
Inc.), Nuno P. Lopes (INESC-ID / Instituto Superior Técnico,	
University of Lisbon), and Sungjoo Yoo (Seoul National University)	

Session 8A: Machine Learning Accelerators I

Weihao Kong (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Yifan Hao (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Qi Guo (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Yongwei Zhao (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Xinkai Song (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Xiaqing Li (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Mo Zou (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Zidong Du (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Rui Zhang (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Chang Liu (Cambricon Technologies, China), Yuanbo Wen (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Pengwei Jin (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Xing Hu (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Wei Li (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), Zhiwei Xu (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, China), and Tianshi Chen (Cambricon Technologies)

Flagger: Cooperative Acceleration for Large-Scale Cross-Silo Federated Learning Aggregation	915
Xiurui Pan (Peking University, China), Yuda An (Peking University, China), Shengwen Liang (Institute of Computing Technology, Chinese Academy of Sciences, China), Bo Mao (Xiamen University, China), Mingzhe Zhang (Institute of Information Engineering, Chinese Academy of Sciences, China), Qiao Li (Xiamen University, China), Myoungsoo Jung (KAIST and Panmnesia, South Korea), and Jie Zhang (Peking University, China)	
Trapezoid: A Versatile Accelerator for Dense and Sparse Matrix Multiplications Yifan Yang (MIT CSAIL), Joel Emer (MIT CSAIL / NVIDIA), and Daniel Sanchez (MIT CSAIL)	931
 NeuraChip: Accelerating GNN Computations with a Hash-Based Decoupled Spatial Accelerator Kaustubh Shivdikar (Northeastern University, USA), Nicolas Bohm Agostini (Northeastern University, USA), Malith Jayaweera (Northeastern University, USA), Gilbert Jonatan (KAIST, South Korea), José L. Abellán (University of Murcia, Spain), Ajay Joshi (Boston University, USA), John Kim (KAIST, South Korea), and David Kaeli (Northeastern University, USA) 	946

Session 8B: Compliers and Programming Models

Compiler-Directed Whole-System Persistence Jianping Zeng (Purdue University), Tong Zhang (Samsung Electronics), and Changhee Jung (Purdue University)	. 961
Memento: An Adaptive, Compiler-Assisted Register File Cache for GPUs Mojtaba Abaie Shoushtary (Polytechnic University of Catalonia, Spain), Jose Maria Arnau (Polytechnic University of Catalonia, Spain), Jordi Tubella Murgadas (Polytechnic University of Catalonia, Spain), and Antonio Gonzalez (Polytechnic University of Catalonia, Spain)	978
Soter: Analytical Tensor-Architecture Modeling and Automatic Tensor Program Tuning for Spatial Accelerators <i>Fuyu Wang (Sun Yat-sen University, China), Minghua Shen (Sun Yat-sen</i> <i>University, China), Yufei Ding (University of California, USA), and</i> <i>Nong Xiao (Sun Yat-sen University, China)</i>	991
ALISA: Accelerating Large Language Model Inference via Sparsity-Aware KV Caching Youpeng Zhao (University of Central Florida), Di Wu (University of Central Florida), and Jun Wang (University of Central Florida)	1005

Session 9A: Machine Learning Accelerators II

Pre-Gated MoE: An Algorithm-System Co-Design for Fast and Scalable Mixture-of-Expert Inference	1018
Ranggi Hwang (Korea Advanced Institute of Science & Technology, South Korea), Jianyu Wei (University of Science and Technology of China, China, and Microsoft Research, China), Shijie Cao (Microsoft Research, China), Changho Hwang (Microsoft Research, China), Xiaohu Tang (Microsoft Research, China), Ting Cao (Microsoft Research, China), and Mao Yang (Microsoft Research, China)	

MECLA: Memory-Compute-Efficient LLM Accelerator with Scaling Sub-Matrix Partition 1032 Yubin Qin (Tsinghua University, China), Yang Wang (Tsinghua University, China), Zhiren Zhao (Tsinghua University, China), Xiaolong Yang (Tsinghua University, China), Yang Zhou (Tsinghua University, China), Shaojun Wei (Tsinghua University, China), Yang Hu (Tsinghua University, China), and Shouyi Yin (Tsinghua University, China)
Tender: Accelerating Large Language Models via Tensor Decomposition and Runtime Requantization 1048 Jungi Lee (Seoul National University, South Korea), Wonbeom Lee (Seoul 1048 National University, South Korea), and Jaewoong Sim (Seoul National 1049 University, South Korea), and Jaewoong Sim (Seoul National 1049
Heterogeneous Acceleration Pipeline for Recommendation System Training
LLMCompass: Enabling Efficient Hardware Design for Large Language Model Inference 1080 Hengrui Zhang (Princeton University, USA), August Ning (Princeton University, USA), Rohan Baskar Prabhakar (Princeton University, USA), and David Wentzlaff (Princeton University, USA)

Session 9B: Memory Systems

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
(MC) ² : Lazy MemCopy at the Memory Controller
DyLeCT: Achieving Huge-Page-Like Translation Performance for Hardware-Compressed Memory 1129 Gagandeep Panwar (Virginia Tech), Muhammad Laghari (Virginia Tech), Esha Choukse (Microsoft Research), and Xun Jian (Virginia Tech)
Native DRAM Cache: Re-Architecting DRAM as a Large-Scale Cache for Data Centers
PrIDE: Achieving Secure Rowhammer Mitigation with Low-Cost In-DRAM Trackers 1157 Aamer Jaleel (NVIDIA), Gururaj Saileshwar (University of Toronto), Stephen W. Keckler (NVIDIA), and Moinuddin Qureshi (Georgia Tech)

Session 10A: Prefetching

A New Formulation of Neural Data Prefetching	173
 UDP: Utility-Driven Fetch Directed Instruction Prefetching	188
Triangel: A High-Performance, Accurate, Timely, On-Chip Temporal Prefetcher	202
Alternate Path Fetch	217
Alternate Path μ-op Cache Prefetching12Sawan Singh (University of Murcia, Spain), Arthur Perais (CNRS,France), Alexandra Jimborean (University of Murcia, Spain), andAlberto Ros (University of Murcia, Spain)	230

Session 10B: Accelerators for Emerging Workloads II

DaCapo: Accelerating Continuous Learning in Autonomous Systems for Video Analytics
BlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling
BitNN: A Bit-Serial Accelerator for K-Nearest Neighbor Search in Point Clouds
 Cicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations

GameStreamSR: Enabling Neural-Augmented Game Streaming on Commodity Mobile Platforms 1309

Sandeepa Bhuyan (The Pennsylvania State University, USA), Ziyu Ying (The Pennsylvania State University, USA), Mahmut T. Kandemir (The Pennsylvania State University, USA), Mahanth Gowda (The Pennsylvania State University, USA), and Chita R. Das (The Pennsylvania State University, USA)

Author Index