

2024 Device Research Conference (DRC 2024)

**College Park, Maryland, USA
24-26 June 2024**



**IEEE Catalog Number: CFP24DRC-POD
ISBN: 979-8-3503-7374-5**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24DRC-POD
ISBN (Print-On-Demand):	979-8-3503-7374-5
ISBN (Online):	979-8-3503-7373-8
ISSN:	1548-3770

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

FeFET Based LIF Neuron with Learnable Threshold and Time Constant	1
<i>S. Pande, M. Sk Rana, Y. Raffel, M. Lederer, K. Seidel, A. Chakravorty, S. De, B. Chakrabarti</i>	
Hybrid FETs Based on Monolayer ZrI ₂ for Energy-Efficient Logic Applications	3
<i>Ateeb Naseer, Keshari Nandan, Amit Agarwal, Somnath Bhowmick, Yogesh S. Chauhan</i>	
Al-InAs Superconductor-Semiconductor Josephson Junction Parametric Amplifier	5
<i>Z. Hao, T. Shaw, M. Hatefipour, W. M. Strickland, B. H. Elfeky, D. Langone, J. Shabani, S. Shankar</i>	
Improved Mobility Extraction for Transistors with Gated Contacts.....	7
<i>Robert K. A. Bennett, Lauren Hoang, Connor Cremers, Andrew J. Mannix, Eric Pop</i>	
NUV-Enhanced 4H-SiC SACM APDs.....	9
<i>Jonathan Schuster, Michael A. Derenge, Jeremy L. Smith, Gregory A. Garrett, Daniel B. Habersat, Brenda Vanmil, Dina M. Bower, Shahid Aslam, Tilak Hewagama, Michael Wraback, Anand V. Sampath</i>	
Solution Process Charge Balancing Capacitive Devices	11
<i>Atul Sachan, Sandip Mondal</i>	
Enhancing Electrostatic Control of High-Speed Liquid-Metal-Printed In ₂ O ₃ TFTs Via Ga Doping.....	13
<i>Simon A. Agnew, William J. Scheideler</i>	
Improved Electrical Characteristics of GaN-Based HEMTs with Rationally Designed Compositionally Graded AlGaN Back Barrier and Passivation Schemes	15
<i>Kun Liang, Haochen Zhang, Haiding Sun</i>	
Thermally Activated Fail Bit Counts of Single and Multi-Level NAND Flash Memory.....	17
<i>Dharmendra Kumar Singh, Arjun Shetty, Sandip Mondal</i>	
Oxygen Engineering for Positive Bias Stress Stability of Top-Gated Indium Tin Oxide (ITO) Transistors	19
<i>Sumaiya Wahid, Eric Pop</i>	
Realization and Characterization of HZO-Based Schottky-Barrier FETs Towards Logic-in-Memory Applications.....	21
<i>Daniele Nazzari, Lukas Wind, Dominik Mayr, Khiye Kim, Sebastian Lellig, Masiar Sistani, Walter M. Weber</i>	
Fabrication of Hybrid Fin/Planar LDMOS with Modulation Gate.....	24
<i>Zih-Fei Chen, Ya-Chi Huang, Yu-Shen Lai, Yi-Ting Wu, Cheng-Ming Huang, Meng-Hsueh Chiang</i>	
Analyzing the Dynamics of Store Mechanism and Data Retention Through Transient Simulations in Si/Ge TRAM for Cryogenic Memory Applications	26
<i>Saikat Chakraborty, Jaydeep P. Kulkarni</i>	
Inherent Photogating in MoTe ₂ Transistors with Van Der Waals Contacts.....	28
<i>Anthony Cabanillas, Hemendra Nath Jaiswal, Anindita Chakravarty, Asma Ahmed, Yu Fu, Chu Te Chen, Fei Yao, Huamin Li</i>	

Double Magnetic Tunnel Junction Based $\Sigma\Delta\Sigma$ Hardware Neuron	30
<i>Faiyaz E. Mullick, Rahul Sreekumar, Md Golam Morshed, Samiran Ganguly, Mircea Stan, Avik W. Ghosh</i>	
Negative Differential Resistance Regime of Field Emitter Arrays.....	32
<i>Y. Shin, W. Chern, N. Karaulac, A. Akinwande</i>	
Nanoscale MoS ₂ Transistors on Polyimide for Radio-Frequency Operation.....	34
<i>E. Reato, P. Palacios, J. A. Yang, S. Wahid, M. Jaikissoon, J.-S. Ko, A. Daus, M. Saeed, K. C. Saraswat, R. Negra, E. Pop, M. C. Lemme</i>	
Quantifying Defect-Mediated Electron Capture and Emission in Flexible Monolayer WS ₂ Field-Effect Transistors.....	36
<i>J. A. Yang, E. Reato, T. Knobloch, J.-S. Ko, Z. Zhang, A. Mannix, K. Saraswat, T. Grasser, M. Lemme, E. Pop</i>	
3D Finite Thermal Modelling of SrSnO ₃ Field Effect Transistors	38
<i>Bivek Bista, Jiaxuan Wen, Prafful Golani, Fengdeng Liu, Tristan Truttmann, Bharat Jalan, Steven Koester, Georges Pavlidis</i>	
Modeling of Content Addressable Memory Using 2D Reconfigurable Transistors	40
<i>Ashwin Tunga, Junzhe Kang, Ziing Zhao, Ankit Shukla, Wenjuan Zhu, Shaloo Rakheja</i>	
Improved Tunability of BEoL-Integrated Hafnium Zirconium Oxide Varactors for mmWave Applications.....	42
<i>S. Abdulazhanov, Q. H. Le, D. Lehninger, A. Sünbül, T. Kämpfe, G. Gerlach</i>	
Optimizing TiTe ₂ /Ge ₄ Sb ₆ Te ₇ Superlattices Towards Low-Power, Fast-Speed, and High-Stability Phase Change Memory.....	44
<i>Xiangjin Wu, Asir Intisar Khan, H.-S. Philip Wong, Eric Pop</i>	
A Darlington Transistor Using Cascaded N-P-n Light-Emitting Transistors for Temperature Sensor Applications.....	46
<i>Mukul Kumar, Kuang-Yu Hsueh, Yun-Jie Huang, Chao-Hsin Wu</i>	
First Experimental Demonstration of Monolithic Bidirectional Switch Using GaN Current Aperture Vertical Electron Transistor (CAVET).....	48
<i>X. Wen, H. Kasai, K. Lee, M. Noshin, J. Chun, S. Chowdhury</i>	
P-On-N Versus N-On-P Silicon-Avalanche Photodiode Selection for Visible and Near Infrared Wavelength Applications	50
<i>Yiyang Bai, Amita Rawat, Lisa N McPhillips, M. Saif Islam</i>	
Boron-Doped Aluminum Nitride Ferroelectric Field-Effect Transistors with ZnO Semiconductor Channel.....	52
<i>Quyên Tran, John Hayden, Joseph Casamento, Jon-Paul Maria, Thomas N. Jackson</i>	
Characterizing Probabilistic Bits with Quantum Spin Defects.....	54
<i>Shiva T. Konakanchi, Pramey Upadhyaya</i>	
Small Signal Analysis of Nanosheet Transistor for sub-THz Frequency Considering Intersheet Capacitances and Modified Admittance Parameters	56
<i>Jyoti Patel, Navjeet Bagga, Vivek Kumar, S. Dasgupta</i>	
Demonstration of an Oscillatory Neuron Using SiO _x -Based Memristive Switches	58
<i>S. Roy, S. Pande, M. R. Sk, E. Bhattacharya, B. Chakrabarti</i>	

A Novel Device Design with Enlarged Storage Region for Retention Enhancement of 1T DRAM Cell	60
<i>Md. Hasan Raza Ansari, Nazek El-Atab</i>	
Impact of Multi-Domain Microscopic Interactions on Magnetic Tunnel Junction's Static and Transient Characteristics	62
<i>Nilesh Pandey, Yogesh S. Chauhan, Leonard F. Register, Sanjay K. Banerjee</i>	
Reduction of Series Resistance in Top-Gate ZnO Thin-Film Transistors by Air Exposure and Oxygen Plasma Treatment.....	64
<i>Zili Tang, Mohammad Shafiqul Islam, Sigurd Wagner, Naveen Verma, James C. Sturm</i>	
Device-Aware Quantization in Resistive Random Access Memory-Based Crossbar Arrays to Account for Device Non-Idealities	66
<i>Jayatika Sakhujia, Sandip Lashkare, Udayan Ganguly</i>	
Technology Scaling Effects on SRAM Data Remanence	68
<i>Umeshwarnath Surendranathan, Farzana Hoque, Aleksandar Milenkovic, Biswajit Ray</i>	
Advancing Nonvolatile Memory Technologies: Enhancing Reliability and Performance Through Double Spin Torque Magnetic Tunnel Junctions and Interlayer Exchange Coupling	70
<i>M. Bendra, B. Pruckner, R. L. De Orio, S. Selberherr, W. Goes, V. Sverdlov</i>	
Record High Temperature Performance in Scaled AlGaIn/GaN-On-Si HEMTs Up to 500°C	72
<i>John Niroula, Matthew A. Taylor, Qingyun Xie, Pradyot Yadav, Shisong Luo, Yuji Zhao, Tomás Palacios</i>	
Advancing Low-Voltage Complementary Reconfigurable Field-Effect Transistor Operation with Reduced Schottky Barriers	74
<i>Juhan Ahn, Saroj Satapathy, Jaydeep P. Kulkarni</i>	
Scaling of GaN FinFETs on 4 Inch Silicon Carbide from 20 to 150 Fins with Maximum Frequency of Oscillation $f_{\max} = 20.4$ GHz.....	76
<i>Matthias Sinnwell, Michael Dammann, Rachid Driad, Stefano Leone, Michael Mikulla, Rudiger Quay</i>	
Self-Aligned Scaled Planar N-polar GaN HEMTs with Raised Regrowth.....	78
<i>Boyu Wang, Kamruzzaman Khan, Emre Akso, Henry Collins, Tanmay Chavan, Matthew Guidry, Umesh Mishra</i>	
A 0.16–3.7GHz Ultra-Compact Noise-Canceling Cryogenic Low-Noise Amplifier at 4 K Using 16nm FinFET Technology for Qubit Readout	80
<i>Runzhou Chen, Hamdi Mani, Phil Marsh, Richard Al Hadi, Pragya Shrestha, Jason Campbell, Christopher Chen, Hao-Yu Chien, Mau-Chung Frank Chang</i>	
Ultra Low-Cost Epi-Gd ₂ O ₃ MOSFET Based Novel 1T Frequency Detector	82
<i>Nishant Saurabh, Paritosh Meihar, Shubham Patil, Udayan Ganguly</i>	
Optimization of Backside of Silicon-Compatible High Voltage Superlattice Capacitor for 12V-to-6V On-Chip Voltage Conversion	84
<i>Junmo Lee, Sunbin Deng, Jungyoun Kwak, Minji Shon, Suman Datta, Shimeng Yu</i>	
Monolayer hBN RRAM with High DC Endurance and Low Operation Voltages Using an Oxidized Top Electrode	87
<i>Hui-Ping Chang, Deji Akinwande, Jean Anne C. Incorvia</i>	

Al _{0.87} Ga _{0.13} N/Al _{0.64} Ga _{0.36} N HFET with $f_T > 17$ GHz and $V_{br} > 360$ V	89
<i>Jiahao Chen, Kenneth Stephenson, Md Abdullah Mamun, Zehuan Wang, Parthasarathy Seshadri, Asif Khan, Chirag Gupta</i>	
MOSFET Probabilistic-Bit Behavior	91
<i>Lars P. Tatum, Xiangwei Kong, Vladimir M. Stojanovic, Tsu-Jae King Liu</i>	
Compact Modeling of Compound Semiconductor Memory ULTRARAM: A Universal Memory Device.....	93
<i>Abhishek Kumar, Avirup Dasgupta</i>	
2.3 kV GaN Super-Heterojunction FET for Cryogenic Power Switching	95
<i>Mansura Sadek, Jesse T. Kemmerling, Ajay Kumar Visvkarma, Rian Guan, Yixin Xiong, Jianan Song, James Spencer Lundh, Karl Hobart, Travis Anderson, Rongming Chu</i>	
The nanopore-FET: A Nanofluidic-nanoelectronic Silicon-based Device for Enabling Proteomics	97
<i>Anne S. Verhulst, Aderik Voorspoels, Nihat Akkan, Juliette Gevers, Sybren Santermans, Kherim Willems, Koen Martens, Pol Van Dorpe</i>	
Insights Behind Multi-Level Conductance Transitions in HfO _x Memristors.....	99
<i>Manasa Kaniselvan, Marko Mladenovic, Jente Clarysse, Kevin Portner, Mathieu Luisier</i>	
Accurate and Compact Small-Signal Modeling of Zinc-Oxide Thin-Film Transistors for Operation in the GHz Regime	101
<i>Yue Ma, Xiaoyang Ma, Sigurd Wagner, Naveen Verma, James C. Sturm</i>	
Bi ₂ Se ₃ /h-BN Heterostructure Rectenna for Fast and Sensitive THz Detection	103
<i>Chao Tang, Koichi Tamura, Aoi Hamada, Hiroyoshi Kudo, Shinnosuke Uchigasaki, Yuma Takida, Hiroaki Minamide, Tsung-Tse Lin, Akira Satou, Taiichi Otsuji</i>	
Impact of Multi-Domain on Ferroelectric Tunnel Junction Design Metrics.....	105
<i>Nilesh Pandey, Yogesh S. Chauhan, Leonard F. Register, Sanjay K. Banerjee</i>	
Energy-Efficient Spiking Neural Network Based on Ge ₄ Sb ₆ Te ₇ Phase-Change Memory Synapses.....	107
<i>Shafin Bin Hamid, Asir Intisar Khan, Huairuo Zhang, Xiangjin Wu, Albert V. Davydov, Eric Pop</i>	
Impact of P-GaN Ohmic Contact Resistivity on Switching Time of GaN Super-Heterojunction FETs	109
<i>Yuxin Du, Jesse Kemmerling, Jianan Song, Keisuke Shinohara, Vivek Mehrotra, Rongming Chu</i>	
Occurrence and Mitigation of Hot Carrier Degradation in Cryogenic MOSFET Operation	111
<i>Shunsuke Shitakata, Hiroshi Oka, Kimihiko Kato, Takumi Inaba, Shota Izuka, Hidehiro Asai, Takahiro Mori</i>	
Optimization of Source/Drain-Epi Region Height in GAA Nanosheet FET for RF Applications.....	113
<i>Yogendra Machhiwar, Pragya Kushwaha, Harshit Agarwal</i>	
Understanding and Manipulating Electronic Noise in Electrochemical Random Access Memory for Neuromorphic Computing.....	115
<i>Sangheon Oh, T. Patrick Xiao, Christopher Bennett, Patrick S. Finnegan, Sean R. Bishop, Adam S. Christensen, Adam L. Gross, Sangyong Lee, Andrew Jalbert, Leah Simakas, Joshua D. Sugar, Yiyang Li, Elliot J. Fuller, Sapan Agarwal, A. Alec Talin</i>	

Investigation on Positive Bias-Induced Threshold Voltage Instability in GaN-on-Si D-mode Power MIS-HEMTs	117
<i>Shivendra K. Rathaur, Abhisek Dixit, Edward Yi Chang</i>	
Three-Input Combinational Logic Gates Based on Reconfigurable Si Field-Effect Transistors	119
<i>L. Wind, A. Fuchsberger, M. Sistani, W. M. Weber</i>	
Multi-Level Forming-free HfO ₂ -based ReRAM for Energy-efficient Computing	121
<i>Erbing Hua, Heba Abunahla, Georgi Gaydadjiev, Said Hamdioui, Ryoichi Ishihara</i>	
GaN E-Mode Complementary Transistors Based on a GaN-on-Si Platform Operational at 350°C	123
<i>Shisong Luo, Cheng Chang, Qingyun Xie, Tao Li, Mingfei Xu, Ziyi He, Tomás Palacios, Yuji Zhao</i>	
Spin-Coated ALPO-RRAM with Switching Speed < 50 Ns and Nonlinearity 0.5	125
<i>Nitupon Dihingia, Aniket Sadashiva, Debanjan Bhowmik, Sandip Mondal</i>	
AlN/GaN/AlN HEMTs on Bulk AlN Substrates with High Drain Current Density > 2.8 A/mm and Average Breakdown Field > 2 MV/cm	127
<i>Eungkyun Kim, Yu-Hsin Chen, Jimmy Encomendero, Debdeep Jena, Huili Grace Xing</i>	
Investigation of Self-Heating in ZnO Thin-Film Transistors by In-Situ Gate Resistance Measurement and Effect on Device Mobility Extraction	129
<i>Nicholas M. Fata, Yue Ma, Sigurd Wagner, Naveen Verma, James C. Sturm</i>	
Polarity Control in Doped Silicon Junctionless Nanowire Transistor for Sensing Application	131
<i>S. Ghosh, A. Echresh, M. B. Khan, D. Bhattacharya, U. Kentsch, S. Prucnal, V. Vardhan, S. Biswas, S. Hellebust, J. Wenger, J. D. Holmes, A. Erbe, Y. M. Georgiev</i>	
CMOS+X Technologies for Neuro-Vector-Symbolic Computing	133
<i>Luqi Zheng, Haitong Li</i>	
Demonstration of Record Breakdown Up to 13.5 kV in NiO/ β -Ga ₂ O ₃ Vertical Rectifiers	135
<i>Jian-Sian Li, Hsiao-Hsuan Wan, Chao-Ching Chiang, Timothy Jinsoo Yoo, Meng-Hsun Yu, Fan Ren, Honggyu Kim, Yu-Te Liao, S. J. Pearton</i>	

Author Index