2024 IEEE 33rd Microelectronics Design & Test Symposium (MDTS 2024)

Albany, New York, USA 13-15 May 2024



IEEE Catalog Number: ISBN:

CFP24NAT-POD 979-8-3503-6466-8

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP24NAT-POD
ISBN (Print-On-Demand):	979-8-3503-6466-8
ISBN (Online):	979-8-3503-6465-1
ISSN:	2573-7589

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2024 IEEE Microelectronics Design and Test Symposium

* The following papers have been selected to be published through IEEExplore

Design of an OTA circuit for low voltage applications......1

Harmonic Tag with Probe-Fed Patch Antennas......7

Within-Chip Bridged-Pattern Short Detection Using Spatially Distributed Kerf Test Structures in 7nm FinFET Technology.......11

On the Design of a 20 Channel Pin Parametric Measurement System for Post-Fabrication Testing......14

Machine Learning Infused Software Testing for Mobile Device Development......18

Co-design of a novel CMOS highly parallel, low-power, multi-chip Neural Network Accelerator in 28nm CMOS.......23

Gate Resistance Test Structures Bounded by Local Layout Density to Characterize Metal Gate Height Variation in 7nm FinFET Technology...........29

High-Speed Receiver Transient Modeling with Generative Adversarial Networks.......33