2024 IEEE 74th Electronic Components and Technology Conference (ECTC 2024)

Denver, Colorado, USA 28-31 May 2024

Pages 1-580



IEEE Catalog Number: ISBN:

CFP24ECT-POD 979-8-3503-7599-2

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24ECT-POD

 ISBN (Print-On-Demand):
 979-8-3503-7599-2

 ISBN (Online):
 979-8-3503-7598-5

ISSN: 0569-5503

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

E-mail: curran@proceedings.com Web: www.proceedings.com

(845) 758-2633

proceedings

Fax:

2024 IEEE 74th Electronic Components and Technology Conference (ECTC) ECTC 2024

Table of Contents

Foreword from the Program Chair Welcome Message from the Conference Chairs	/ixxl //xvl
ECTC 2024 Executive Committee	
ECTC 2024 Program Committee	
Session 1: Advances in Fan-Out, Wafer-Level, and P	Panel-I evel
Packaging Technologies Enabling New Applications	
How to Manipulate Warpage in Fan-out Wafer and Panel Level Packaging Tanja Braun (Fraunhofer Institute for Reliability and Microintegration, Germany), Ole Hölck (Fraunhofer Institute for Reliability and Microintegration, Germany), Marius Adler (Fraunhofer Institute for Reliability and Microintegration, Germany), Mattis Obst (Fraunhofer Institute for Reliability and Microintegration, Germany), Steve Voges (Fraunhofer Institute for Reliability and Microintegration, Germany), Karl-Friedrich Becker (Fraunhofer Institute for Reliability and Microintegration, Germany), Rolf Aschenbrenner (Fraunhofer Institute for Reliability and Microintegration, Germany), Marcus Voitel (Technical University, Germany), Marc Dreissigacker (Technical University, Germany)	1
Advanced FO-PLP With Multi-chip for Wearable Application	7

Transcending the Reticle Limit in On-Wafer Die Integration and Advanced Packaging: Full-Wafer Patterning with High-Productivity Electron Beam Lithography	11
600mm x 600mm Fan-Out Panel Level Package (FOPLP) as an Alternative to Lead-Frame-Free Quad Flat No Lead (QFN) Package	16
Challenges and Analysis for Pitch 25 µm -100 µm Mixed Micro Bumps And Interconnection in Fan-Out Embedded Bridge Die with TSV Package (FO-EB-TSV)	23
High Precision and Productivity Bridge-Die-Last Bonding Process and Its Reliability for Pillar-Suspended Bridge (PSB) Architecture	. 29
Vertical Fan-Out(VFO) Package with Enhanced Form Factor and Performances for Mobile Applications Ki-Jun Sung (SK hynix, Rebublic of Korea), Kyoungtae Eun (SK hynix, Rebublic of Korea), Jae-Min Kim (SK hynix, Rebublic of Korea), Se-Hyun Jang (SK hynix, Rebublic of Korea), Seowon Lee (SK hynix, Rebublic of Korea), Sungwon Yoon (SK hynix, Rebublic of Korea), Jongkwan Kim (SK hynix, Rebublic of Korea), Minsuk Kim (SK hynix, Rebublic of Korea), Jiyeong Yun (SK hynix, Rebublic of Korea), Jeongho Ju (SK hynix, Rebublic of Korea), Ho-Young Son (SK hynix, Rebublic of Korea), and Kang-Wook Lee (SK hynix, Rebublic of Korea)	34
Session 2: Advanced Die-to-Wafer Hybrid Bonding for Heterogeneous Integration	
Direct Die-to-Wafer Hybrid Bonding Using Plasma Diced Dies and Bond Pad Pitch Scaling Down to 2 µm	40

Multi-functional Self-Assembled Monolayer for Cl Bonding	yoharu Mori (T-Micro, Imori (JX Metals, Wakako Nakano
3D Heterogeneous Integration with Sub-3µm Bor Yi Shi (Intel Corporation, USA), Haris Khan Niazi USA), Michael A. Rosshirt (Intel Corporation, USA) Paletti (Intel Corporation, USA), and Xavier F. Bru Corporation, USA)	(Intel Corporation,), Saritha Kumari
Novel Three-Layer Stacking Process with Face-to- Akihiro Urata (Sony Semiconductor Solutions Co. Takahiro Kamei (Sony Semiconductor Solutions Akihisa Sakamoto (Sony Semiconductor Solution Hirotaka Yoshioka (Sony Semiconductor Solution Takaaki Hirano (Sony Semiconductor Solutions Cospora Shimizu (Sony Semiconductor Solutions Corpora Kagawa (Sony Semiconductor Solutions Corpora Iwamoto (Sony Semiconductor Solutions Corpora	rporation, Japan), Corporation, Japan), Is Corporation, Japan), Ins Corporation, Japan), Corporation, Japan), Kan Ition, Japan), Yoshihisa Ition, Japan), and Hayato
Dielectric Stack Optimization for Die-Level Warpa Bonding B.S.S Chandra Rao (Institute of Microelectronics, Singapore), Dileep Kumar Mishra (Institute of Mi Republic of Singapore), Nagendra Sekhar Vasarla Microelectronics, Republic of Singapore), Ismael (Institute of Microelectronics, Republic of Singapore) Tippabhotla (Institute of Microelectronics, Republic of Singapore), Ser Choong Chong (Institute of Microelectronics, Singapore), Hemanth Kumar C (Institute of Microelectronics, Microelectronics, Republic of Singapore)	Republic of Croelectronics, a (Institute of Cereno Daniel Ore), Sasi Kumar Olic of Singapore), Republic of Delectronics, Republic
Low Temperature Wafer Level Hybrid Bonding En 69 Fumihiro Inoue (YOKOHAMA National University, (Tokyo Electron Kyushu Limited, Japan), Junya Fu University, Japan), Sodai Ebiko (YOKOHAMA National University, Japan), Ryosuke Sato (YOKOHAMA National University, Japan), Yoshihiro Kondo Kyushu Limited, Japan), Takuo Kawauchi (Tokyo Japan), Junghwan Park (SK hynix Inc, Korea), Chin Korea), Myeonghyeon Kim (SK hynix Inc, Korea), Inc, Korea)	Japan), Atsushi Nagata Ise (YOKOHAMA National Ional University, Japan), Iapan), Kenichi Saito In (Tokyo Electron Electron Limited, Iwoo Ahn (SK hynix Inc,

	Itudy on D2W Hybrid Cu Bonding Technology for HBM Multi-die Stacking
Se	ession 3: Co-Packaged Optics
- -	th Density Integration of Silicon Photonic Chiplets for 51.2T Co-Packaged Optics
	ra Low-Loss Ion-Exchange Waveguides in Optimized Alkali Glass for Co-Packaged Optics 85 Lars Brusberg (Corning Research & Development Corporation, USA), Matthew J. Dejneka (Corning Research & Development Corporation, USA), Chukwudi A. Okoro (Corning Research & Development Corporation, USA), David J. McEnroe (Corning Research & Development Corporation, USA), Aramais R. Zakharian (Corning Research & Development Corporation, USA), and Chad C. Terwilliger (Corning Research & Development Corporation, USA)
Inte	curface-Mount Photonic Package with a Photonic-Wire-Bonded Glass Interposer as a Hybrid egration Platform for co-Packaged Optics

Development of all-Photonics-Function Embedded Package Substrate Using 2.3D RDL Interposer for Co-Packaged Optics
Advanced 3D Packaging of 3.2Tbs Optical Engine for Co-Packaged Optics (CPO) in Hyperscale Data Center Networks
3D-Printed Beam Expanding Lens for Chip to Fiber Vertical Coupling
Characterization of QSFP and OSFP CPO ELS Modules Employing an 8-Channel CWDM TOSA in Practical air-Cooling Conditions
Session 4: Reliability of Advanced Substrates and Interconnects
Reliability Assessment of Stacked-Vias with Different Configurations through a Unit Cell-based Substrate Design
Enhanced Biased HAST Reliability of Polyimide for High-Density Redistribution Layers

Effect of Lamination Process-Induced Residual stress on the CTE of Advanced Prepregs Before and After Solder Reflow Process
Fan-out PoP Solder Joint Reliability Investigation by System Power Cycling
Fatigue-Fracture Propensity Measurement and Competing Risk Model for FCBGA Interfaces under Sustained Humidity and Temperature Exposure
Evaluation of Vapor Pressure Induced Debonding Failure in Fan-Out Package under Reflow Condition
Characterization of a Piezoresistive Sensor for In-situ Health Monitoring of Solder Bumps 157 Adwait Inamdar (Delft University of Technology), Varun Thukral (NXP Semiconductors, Netherlands), Letian Zhang (NXP Semiconductors, Netherlands), Jeroen J. M. Zaal (NXP Semiconductors, Netherlands), Michiel van Soestbergen (NXP Semiconductors, Netherlands), Hans Tuinhout (NXP Semiconductors, Netherlands), Willem D. van Driel (Delft University of Technology, Netherlands), and GuoQi Zhang (Delft University of Technology, Netherlands)
Session 5: Digital Healthcare: Wearable Sensors, and Flexible Electronics
Integration of a Flexible Thin-Film Lithium-Ion Battery with a Wireless Charging System and a Flexible Micro-LED Array
Ferrite-Based NFC Antenna and Sensor Package Module Development for Implantable Continuous Glucose Monitor

Evaluation of Materials for the Design and Development of Sustainable Low-Cost Single-Use Electrode Leads for Wearable Medical Devices	. 179
Conformal Skin Patch for Dehydration Monitoring in Dementia Patient Musafargani Sikkandhar (Institute of Microelectronics, Singapore), Ramona B. Damalerio (Institute of Microelectronics, Singapore), Wei Da Toh (Institute of Microelectronics, Singapore), and Ming-Yuan Cheng (Institute of Microelectronics, Singapore)	.187
Silicon-Based Membrane Pressure Sensor for Inline Monitoring of Pressure and Hermeticity of Small-Volume Bonded Packages	. 193
Using Flexible Hybrid Electronics on a Miniaturized Non-Invasive Bio-Optical Sensor for Hemoglobin Detection	. 201
A Multi-channel, Embedded, and Geometrically Optimized Filter Bank Utilizing Advanced Packaging Topologies for Miniaturized RF Modules in IoT and Wearable Systems	. 208

Session 6: Thermal-Mechanical Reliability Simulations

Modeling and Optimization of Thermal Cycling Performance to Reduce Ratcheting-Induced Passivation Cracking in High-Voltage Power Modules	215
Interfacial Reliability and Predictive Models for Potted Board Assemblies in Inclined 25000g Mechanical Shock Pradeep Lall (Auburn University), Aathi Raja Ram Pandurangan (Auburn University), Padmanava Choudhury (Auburn University), Jeff Suhling (Auburn University), and Ken Blecker (US Army CCDC-AC)	. 221
A Novel Approach to Assess Board Level Solder Joint Reliability for Flip-Chip on Leadframe Package Using Finite Element Analysis	. 229
A Robust Mesh Size Control Technology Suitable for Various Empirical Equations for Predicting Solder Joint Reliability	. 234
Multi-material Corner Singularity in Electronic Packaging: Avoiding Mesh Dependence in Analyzing Stress	240
Bayesian Optimization of Large Glass Package Architecture for System-Level Reliability in High-Performance Computing Applications	. 246
Prediction of Moisture Absorption Characteristics Under Normal/Accelerated Preconditioning Condition in Multi Chip Packages	g .254

Session 7: Heterogeneous Integration: Systems Design, Signal & Power Delivery, and Process Optimization

Next Generation Large Size High Interconnect Density CoWoS-R Package Chien-Hsun Lee (Taiwan Semiconductor Manufacturing Company, Taiwan), Yh Hu (Taiwan Semiconductor Manufacturing Company, Taiwan), Sm Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), Sm Chen Semiconductor Manufacturing Company, Taiwan), M Liu (Taiwan Semiconductor Manufacturing Company, Taiwan), Hy Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), J Lin (Taiwan Semiconductor Manufacturing Company, Taiwan), Mc Yew (Taiwan Semiconductor Manufacturing Company, Taiwan), My Chiu (Taiwan Semiconductor Manufacturing Company, Taiwan), My Chiu (Taiwan Semiconductor Manufacturing Company, Taiwan), Mw Chou (Taiwan Semiconductor Manufacturing Company, Taiwan), Wc Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), J Chang (Taiwan Semiconductor Manufacturing Company, Taiwan), C.C. Hsieh (Taiwan Semiconductor Manufacturing Company, Taiwan), CS Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), Hw Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), Hw Chen (Taiwan Semiconductor Manufacturing Company, Taiwan), Kathy Yan (Taiwan Semiconductor Manufacturing Company, Taiwan), Shin-Puu Jeng (Taiwan	9
World's First UCle Interoperability Silicon Enabling Open Standards Heterogeneous Integration	4
Scalable Advanced DBHi Chiplet Package Using Silicon Bridge with 30 µm-Pitch Solder Joints 26 Akihiro Horibe (IBM Research - Tokyo, Japan), Takahito Watanabe (IBM Research - Tokyo, Japan), Chinami Marushima (IBM Research - Tokyo, Japan), Sayuri Kohara (IBM Research - Tokyo, Japan), Yasuharu Yamada (IBM Research - Tokyo, Japan), Hiroyuki Mori (IBM Research - Tokyo, Japan), Divya Taneja (IBM Infrastructure, Canada), Katherine Pilger (IBM Infrastructure, Canada), Alexis Jacques-Fortin (IBM Infrastructure, Canada), Maxime Godard (IBM Infrastructure, Canada), Qianwen Chen (IBM Research - Yorktown Heights, USA), Eric Perfecto (IBM Research - Albany, USA), Aakrati Jain (IBM Research - Albany, USA), Joseph Ross (IBM Research - Albany, USA), Thomas Wassick (IBM Infrastructure, USA), and Isabel de Sousa (IBM Infrastructure, Canada)	9
Performance Evaluation of UCIe-Based Die-to-Die Interface on Low-Cost 2D Packaging Technology	4

Signal & Power Integrity Optimization Utilizing Silicon Core Substrate	279
Package Power Delivery Architecture for High Performance Computing Systems with a 1 kW Operated in CCM-DCM Boundary Mode Condition	
Study for Realization of the Next Generation High Density RDL Packaging for 2.5D Large Silicon Interposer	. 293
Session 8: Sub-Micron Scaling in Wafer-to-Wafer Hybrid Bondi	ng
Study of Ultra-Fine 0.4 µm Pitch Wafer-to-Wafer Hybrid Bonding and Impact of Bonding Misalignment Yukako Ikegami (Sony Semiconductor Solutions Corporation, Japan), Takumi Onodera (Sony Semiconductor Solutions Corporation, Japan), Masanori Chiyozono (Sony Semiconductor Solutions Corporation, Japan), Akihisa Sakamoto (Sony Semiconductor Solutions Corporation, Japan), Kan Shimizu (Sony Semiconductor Solutions Corporation, Japan), Yoshihisa Kagawa (Sony Semiconductor Solutions Corporation, Japan), and Hayato Iwamoto (Sony Semiconductor Solutions Corporation, Japan)	. 299
3-Layer Fine Pitch Cu-Cu Hybrid Bonding Demonstrator With High Density TSV For Advanced CMOS Image Sensor Applications	
Scaling Cu/SiCN Wafer-to-Wafer Hybrid Bonding Down to 400nm Interconnect Pitch	312

Fine Pitch and Low Temperature Nanocrystalline-Nanotwinned Cu and SiCN-to-SiO2 Wafer-to-Wafer Hybrid Bonding	. 319
Single-Grain Cu μ-Joint Formation Induced by Selective Under-Seed-Metallurgy for Hybrid	225
Bonding Murugesan Mariappan (Tohoku University, Japan), Kiyoharu Mori (T-Micro, Japan), Masahiro Sawa (JCU Corporation, Japan), Jinta Nampo (JCU Corporation, Japan), Hiroyuki Hashimoto (Tohoku University, Japan), and Takafumi Fukushima (Tohoku University, Japan)	. 325
0.5 μm Pitch Wafer-to-Wafer Hybrid Bonding at Low Temperatures with SiCN Bond Layer Kai Ma (Applied Materials, Inc., USA), Nikolaos Bekiaris (Applied Materials, Inc., USA), Ching-Hsiang Hsu (Applied Materials, Inc., USA), Lei Xue (Applied Materials, Inc., USA), Sesh Ramaswami (Applied Materials, Inc., USA), Taotao Ding (EV Group, Austria), Gernot Probst (EV Group, Austria), Tobias Wernicke (EV Group, Austria), Thomas Uhrmann (EV Group, Austria), and Markus Wimplinger (EV Group, Austria)	. 331
Development of Double Cantilever Beam Technique for Wafer-to-Wafer Bond Energy	
Measurement	. 337
Session 9: Advanced Processes for Chip Stacking	
IR Laser Release for 3D Stacked Devices: Effect of the Release Stack Structure on the Debonding Mechanism	. 343

High Performance 3D Package Technology for Mobile Application Processor (AP) Sun Jae Kim (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Cheol Kim (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Huiyeong Jang (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Jongpa Hong (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Seongyo Kim (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Yongwon Choi (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Chajea Jo (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Sun-Kyung Seo (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), Dong Kwan Kim (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea), and Dae-Woo Kim (Advanced Package Business Team, Samsung Electronics Co., Ltd., Korea)	348
Room Temperature Bonding of CVD Polycrystalline Diamond Wafers to Semiconductor and Piezo-Electric Single Crystalline Wafers	353
Bump-Less Interconnect with Room Temperature Pre-Bondable Adhesive and Solder for High Throughput Chip Stacking	
IR Laser Debond from Silicon Carrier Wafers with Inorganic Thin Film Release Layers for High-Density 2.5D and 3D Integration	363
Backside Thinning Process Development for High-Density TSV in a 3-Layer Integration	370

Process Development and Characterization of Ru-Based UBM for In Bumps Integration for Quantum Computing Applications
Session 10: Novel 3D Integration and Hybrid Bonding Solutions
Investigation of Distortion in Wafer-to-wafer Bonding with Highly Bowed Wafers
Development of 0.5 µm Pixel 3-Wafers Stacked CMOS Image Sensor With Through Silicon Deep Contact and In-Pixel Cu-Cu Bonding Process
Non-TCB Process Cu/SiO2 Hybrid Bonding Using Plasma-free Hydrophilicity Enhancement with NaOH for Chip-to-Wafer Bonding
Novel Low Thermal Budget Bonding Using Single Wafer Thermal Processing System, Resulting in Excellent Wafer-to-Wafer Hybrid Bonding at sub-0.5um Pitch

Paul Semenza (SEMI, USA), Dave Thomas (KLA, UK), Garrett Oakes (EV Group, USA), Dave Kirsch (EV Group, USA), Yin Hang (Meta, USA), Kuo-Chung Yee (TSMC, Taiwan), Michael Cumbie (HP Inc., USA), Paul Benning (HP Inc., USA), Madhusudan Iyengar (Google, USA), Lihong Cao (ASE, USA), William Chen (ASE, USA), and Gity Samadi (SEMI, USA)
Novel Inorganic IR Release Process for High Temperature W2W and D2W Integration
D2W Hybrid Bonding System Achieving High-Accuracy and High-Throughput with Minimal Configurations
Session 11: Next-Generation Artificial Intelligence, Quantum Computing, and Secure Packaging

Fine Pitch Nb-Nb Direct Bonding for Quantum Applications Pablo Renaud (Univ. Grenoble Alpes CEA, LETI, France), Christophe Dubarry (Univ. Grenoble Alpes CEA, LETI, France), Nicolas Bresson (Univ. Grenoble Alpes CEA, LETI, France), Edouard Deschaseaux (Univ. Grenoble Alpes CEA, LETI, France), Frank Fournel (Univ. Grenoble Alpes CEA, LETI, France), Christophe Morales (Univ. Grenoble Alpes CEA, LETI, France), Karine Abadie (Univ. Grenoble Alpes CEA, LETI, France), Candice Thomas (Univ. Grenoble Alpes CEA, LETI, France), and Jean Charbonnier (Univ. Grenoble Alpes CEA, LETI, France)	441
Si Interposer With Cu TSVs on Cu Substrate Thermally and Electrically Anchoring Qubit Chips in Millikelvin Assembly	447
Novel Approach for 3D Defect Detection and Metrology of HBMs Using Minimum Labeled	d DataN/A
Ziyuan Zhao (Institute for Infocomm Research (I2R), A*STAR, Singapore), Qiyu Wei (Institute for Infocomm Research (I2R), A*STAR, Singapore), Jie Wang (Institute for Infocomm Research (I2R), A*STAR, Singapore), Richard Chang (Institute for Infocomm Research (I2R), A*STAR, Singapore), Xulei Yang (Institute for Infocomm Research (I2R), A*STAR, Singapore), Chong Ser Choong (Institute of Microelectronics (IME), A*STAR, Singapore), and Ramanpreet Singh Pahwa (Institute for Infocomm Research (I2R), A*STAR, Singapore)	
Design and Fabrication of 2.5D Cryogenic Interposer with Integrated Superconducting TS and Resonators HongYu Li (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), King-Jien Chui (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Simon Chun Kiat Goh (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Rangga Perdana Budoyo (Centre for Quantum Technologies, NUS, Singapore), Nguyen Hoang Long (School of Physical and Mathematical Sciences, NTU, Singapore), Yong Chyn Ng (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Daniel Lau (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), B. N. Jaafar (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Yuanzheng Paul Tan (School of Physical and Mathematical Sciences, NTU, Singapore), and Rainer Dumke (School of Physical and Mathematical Sciences, NTU, Singapore)	
PQC-HI: PQC-Enabled Chiplet Authentication and Key Exchange in Heterogeneous Integra 464 Md Sami Ul Islam Sami (University of Florida, USA), Kimia Zamiri Azar (University of Florida, USA), Hadi Mardani Kamali (University of Florida, USA), Farimah Farahmandi (University of Florida, USA), and Mark Tehranipoor (University of Florida, USA)	ation

Session 12: Artificial Intelligence and Advanced Modeling Approaches

Machine-Learning Guided Strain-Relief Patterns for Maximizing Stretchability of Printed Conductors
Development of Real-Time Thermal Monitoring of GaN-Based Power Inverter Modules Using Digital Twin
Creep Parameters for Solder Interconnects by Nanoindentation Inverse-FEA Method
Deep Convolution Neural Networks for Automatic Detection of Defects Which Impact Hybrid Bonding Yield
Experimentally Validated Thermal Modeling Prediction for BEOL and BSPDN Stacks
Analysis of Mechanical Behavior of Hybrid SAC-LTS Joints Under Temperature Cycling with a Modified Garofalo Creep Model Based on Bi Concentration
ILD Crack Mechanical Reliability Mitigation

Session 13: Next-Generation Substrate Manufacturing Technologies

Development of Next-Generation Chemical Mechanical Planarization Process for Panel-Level Heterogeneous Integration	. 519
Dry Processes to form Fine Features on Advanced Substrates Wen Xiao (Applied Materials, Inc., USA), Cindy Mora (Applied Materials, Inc., USA), Nicholas Loo (Applied Materials, Inc., Singapore), Qin Zhong (Applied Materials, Inc., USA), Anindarupa Chunder (Applied Materials, Inc., USA), Weihua Qing (Applied Materials, Inc., USA), Sik Hin Chi (Applied Materials, Inc., Singapore), Cheng Sun (Applied Materials, Inc., Singapore), Carl Li (Applied Materials, Inc., USA), Craig Rosslee (Applied Materials, Inc., USA), Harish V Penmethsa (Applied Materials, Inc., USA), and Jeff Turner (Applied Materials, Inc., USA)	. 523
Direct Laser Patterning Using Excimer Laser on Polyimide Compositions With Low Dielectric Properties and Good Flexibility for Redistribution Layer	. 527
New Power Delivery Network(PDN) Approach for Extremely Large FC-BGA with Organic Substitution States on over 1mm-thick Core	
X-ray Photoelectron Spectroscopy (XPS) Investigations to Monitor the Surface Chemistry During Palladium-Free Colloidal Copper Activation Ibbi Y. Ahmet (Atotech Deutschland GmbH & Co. KG, Materials Solutions Division, MKS Instruments, Germany), André Beyer (Atotech Deutschland GmbH & Co. KG, Materials Solutions Division, MKS Instruments, Germany), Laurence J. Gregoriades (Atotech Deutschland GmbH & Co. KG, Materials Solutions Division, MKS Instruments, Germany), Julia Lehmann (Atotech Deutschland GmbH & Co. KG, Materials Solutions Division, MKS Instruments, Germany), and Yvonne Welz (Atotech Deutschland GmbH & Co. KG, Materials Solutions Division, MKS Instruments, Germany)	. 539
Development of Glass Core Substrate with the Stress Analysis, Transmission Characteristics and Reliability	546

High Aspect Ratio (AR) Through Glass Via (TGV) Etch Performance on Glass Core Substrates for High Density 3D Advanced Packaging Applications
Session 14: Breakthrough Ultra-Fine Pitch Redistribution Layer and Solder Bumping Technologies
A Study on Improvement and Extension of Fine-Pitch Micro-Bump Interconnects Technology: New Metallurgy & Flux-Less Oxide-Removal Laser Assembly (FLOLA)
A Novel Copper Microporous-Assisted Bonding Method for Fine-Pitch Cu/Sn Microbump 3D Interconnects
Challenges and Innovations in Dual Damascene Polymer RDL with 2 um Pitch and Beyond 571 Benjamin D. Briggs (Applied Materials, Inc, USA), Ryan Ley (Applied Materials, Inc, USA), Chris Bencher (Applied Materials, Inc, USA), Roger Quon (Applied Materials, Inc, USA), CC Chuang (Applied Materials, Taiwan), Peng Suo (Applied Materials, Singapore), Andy Chang Bum Yong (Applied Materials, Singapore), Luisa Bozano (Applied Materials, Inc, USA), Jorge Fernandez (Applied Materials, Inc, USA), Prayudi Lianto (Applied Materials, Singapore), Niranjan Khasgiwale (Applied Materials, Inc, USA), and Siddarth Krishnan (Applied Materials, Inc, USA)
Void Migration Kinetics in Fine Line Cu RDL Under Electric Current Stressing and the Improvement of Electromigration Reliability by Polyimide Passivation
Reliable Chiplet Integration on High Density Laminate (2.X D) for Al Hardware
Zero-Misalignment Technology Achieves 333 IO/mm/layer on Mold Veronica Strong (Intel Corp., USA), Trianggono Widodo (Intel Corp., USA), Holly Sawyer (Intel Corp., USA), Carolyn Aubertine (Intel Corp., USA), Aleksandar Aleksov (Intel Corp., USA), and Johanna Swan (Intel Corp., USA)

Additive Manufacturing of High-Density (2.5 Micrometer L/S) Ag-Cu Stacked Interconnects on Organic Substrates	
Session 15: Novel Materials and Process for Hybrid Bonding	
Towards Standardization of Hybrid Bonding Interface: In-Depth Study of Dielectrics on Direct Bonding	. 599
Demonstration of Low Temperature Cu-Cu Hybrid Bonding Using A Novel Thin Polymer Yasuhisa Kayaba (Mitsui Chemicals, Inc., Japan), Takuo Shikama (Mitsui Chemicals, Inc., Japan), Wataru Okada (Mitsui Chemicals, Inc., Japan), Kahori Tamura (Mitsui Chemicals, Inc., Japan), Yuzo Nakamura (Mitsui Chemicals, Inc., Japan), Yutaka Hisamune (Mitsui Chemicals, Inc., Japan), and Rikia Furusho (Mitsui Chemicals, Inc., Japan)	. 606
Process Challenges in Thin Wafers Fabrication with Double Side Hybrid Bond Pads for Chip Stacking	. 614
Development of Low Temperature Processable Polyimides for Organic Hybrid Bonding Applications	. 620
Effect of (111) Surface Ratio on the Bonding Quality of Cu-Cu Joints	. 626

Copper Microstructure Optimization for Fine Pitch Low Temperature Cu/SiO_2 Hybrid Bonding 631 Marie Maubert (Univ Grenoble Alpes CEA-Leti, France), Mathilde Gottardi (Univ Grenoble Alpes CEA-Leti, France), Pierre-Emile Philip (Univ Grenoble Alpes CEA-Leti, France), Emilie Fragnaud (Univ Grenoble Alpes CEA-Leti, France), Gilles Romero (Univ Grenoble Alpes CEA-Leti, France), Arnaud Cornelis (Univ Grenoble Alpes CEA-Leti, France), Hadi Hijazi (Univ Grenoble Alpes CEA-Leti, France), Frank Fournel (Univ Grenoble Alpes CEA-Leti, France), and Maria-Luisa Calvo-Muñoz (Univ Grenoble Alpes CEA-Leti, France)
Multi-tier Die Stacking Through Collective die-to-Wafer Hybrid Bonding
Session 16: Reliability of High-Density and High-Power Packages
Structural Characterization of 2.5D System in Package Combined with High Bandwidth Memory for Enhanced Quality and Reliability
Reliability Investigations of Advanced Photosensitive Polymer based RDL Processes Protected by Inorganic Capping Layers
Alternative Techniques for Cross-Sectioning and Quality Analysis of Solder-TIM Joints with Soft Indium Alloys
Fusing Current Characterization of Various Cu RDL Designs in Wafer Level Packages
Electromigration Failure Mechanisms of Cu-Cu Joints at Low Stressing Temperatures

A Data-Driven Machine Learning Model for the Stress-Strain Behavior of Single Grain SAC305 Solder Joints	670
Debabrata Mondal (Auburn University, USA), Jeffrey C. Suhling (Auburn University, USA), Elham Mirkoohi (Auburn University, USA), and Pradeep Lall (Auburn University, USA)	
BGA Electromigration Behavior and why it has Become the Bottleneck	678
Session 17: Advanced Additive Manufacturing for Printed Electronics and Integrated Systems	
Embedded RF Packaging Via Ceramic 3D Printing and Printed Electronics Additive	685
Manufacturing Abdullah S. Obeidat (The State University of New York, USA), Ashraf Umar (The State University of New York, USA), Zhi Dou (The State University of New York, USA), Firas Alshatnawi (The State University of New York, USA), Riadh Al-Haidari (The State University of New York, USA), Waleed Al-Shaibani (The State University of New York, USA), Mohammed Alhendi (The State University of New York, USA), Mohamed Y. Abdelatty (The State University of New York, USA), Linda Boyd (GE Aerospace Research, USA), Cathleen Hoel (GE Aerospace Research, USA), Genaro Soto Valle Angulo (GE Aerospace Research, USA; Georgia Institute of Technology), Thomas Budka (GE Aerospace Research, USA), Jason Case (GE Aerospace Research, USA), Joseph lannotti (GE Aerospace Research, USA), Felippe Pavinatto (GE Aerospace Research, USA), and Mark D. Poliks (The State University of New York, USA)	685
A CMOS Nanosensing System For Continuous Brain Multianalyte Monitoring	693
Additively Manufactured RF Interconnects for D-Band/sub-THz Applications	698
Direct-Write NiO RRAM Cells Jordan Howard-Jennings (Binghamton University, USA), Riadh Al-Haidari (Binghamton University, USa), Emuobosan Enakerakpo (Binghamton University, USA), Abdullah Obeidat (Binghamton University, USA), Kevin Bell (Lockheed Martin Rotary and Mission Systems, Lockheed Martin Corporation, USA), Tom Rovere (Lockheed Martin Rotary and Mission Systems, Lockheed Martin Corporation, USA), Stephen Gonya (Binghamton University, USA), Mohammed Alhendi (Binghamton University, USA), and Mark Poliks (Binghamton University, USA)	704

Micro-3D-Printed Packaging Substrates With Embedo	ded Through Holes for Organic Interposers
Jimin Kwon (Ulsan National Institute of Science and (UNIST), Republic of Korea), Nahyeon Kim (Ulsan Na Science and Technology (UNIST), Republic of Korea), (Ulsan National Institute of Science and Technology of Korea), Yongwoo Lee (Ulsan National Institute of Technology (UNIST), Republic of Korea), Sungmin European Institute of Science and Technology (UNIST), Republic Yechan Han (Ulsan National Institute of Science and (UNIST), Republic of Korea), Hyunjin Park (Korea Res Chemical Technology (KRICT), Republic of Korea), an (Korea Electronics Technology Institute (KETI), Republic	tional Institute of Haksoon Jung (UNIST), Republic Science and m (Ulsan National ic of Korea), I Technology search Institute of and Yunsik Park
A Novel Fully Additive Fabrication Approach for Crea Inductors	ting Double-Stacked Copper Spiral715
Roghayeh Imani (Luleå Technical University, Sweden Chouhan (Luleå Technical University, Sweden), and J (Luleå Technical University, Sweden)	n), Shailesh Singh
A Flexible Composite Heat Sink Embedded Ag Microo Applications	
Han Cai (Shanghai Jiao Tong University, China), Yong Jiao Tong University, China), Dongdong Xie (Shangha University, China), Jiangbo Luo (Shanghai Aerospace Communication Equipment Research Institute, China (Shanghai Jiao Tong University, China), Yunna Sun (S University, China), Zhuoqing Yang (Shanghai Jiao Tong China), and Guifu Ding (Shanghai Jiao Tong Universi	gjin Wu (Shanghai ai Jiao Tong e Electronic and a), Yanxin Zhang Shanghai Jiao Tong ng University,
Session 18: Radio Frequency Anten Design	na-in-Package and Component
Design and Simulation Study of 300-GHz Molded Pat Harshpreet S. Bakshi (Texas Instruments Inc., USA), I (Texas Instruments Inc., USA), and Sylvester Ankama Instruments Inc., USA)	Rajen M. Murugan
Wideband Antennas on Thin-Film Packaging Substra Thi Huyen Le (Fraunhofer Institute for Reliability and Microintegration, Germany), Michael Philipp Kaiser Institute for Reliability and Microintegration, Germa Koeszegi (Fraunhofer Institute for Reliability and Mic Germany), Kavin Senthil Murugesan (Fraunhofer Ins Reliability and Microintegration, Germany), Lutz Ger Institute for Reliability and Microintegration, Germa	d (Fraunhofer Iny), Julia-Marie Crointegration, Ititute for Chold (Fraunhofer

Miniaturized Highly-Efficient Substrate Integrated Waveguide (SIW) Cavity Slot Antenna at 28GHz Based on Through Fused-Silica Via (TFS) Technology	738
The second secon	743
Sheng-Chi Hsieh (ASE Group)	
High-Performance Polymer Microwave Fiber Coupler in eWLB Package for Sub-THz Communication	748
Vasileios Liakonis (Infineon Technologies AG, Germany), Yannis Papananos (National Technical University of Athens, Greece), Maciej Wojnowski (Infineon Technologies AG, Germany), and Walter Hartner (Infineon Technologies AG, Germany)	7-10
RF Modelling and Characterization of TSVs and Inductive Links of Hybrid Bonded Devices Xiao Sun (imec, Belgium), Chin-Ya Su (imec, Belgium), Shih-Hung Chen (imec, Belgium), Soon Aik Chew (imec, Belgium), Boyao Zhang (imec, Belgium), and Eric Beyne (imec, Belgium)	754
Terahertz Metasurfaces on Flex Using Aerosol Jet Printing and a Novel Parylene Lift-off Process	760
Sambit Kumar Ghosh (Michigan State University, USA), Ethan Kepros (Michigan State University, USA), Yihang Chu (Michigan State University, USA), Bhargav Avireni (Michigan State University, USA), Brian Wright (Michigan State University, USA), and Premjeet Chahal (Michigan State University, USA)	
Session 19: 3D Integration Copper-Copper Hybrid Bonding	
A Study of Low Temperature SolC Targeting 200 nm Bond Pitch Wei-Ming Wang (Taiwan Semiconductor Manufacturing Company, Ltd.), C.W. Yeh (Taiwan Semiconductor Manufacturing Company, Ltd.), Han-Jong Chia (Taiwan Semiconductor Manufacturing Company, Ltd.), R.F. Tsui (Taiwan Semiconductor Manufacturing Company, Ltd.), Ji James Cui (Taiwan Semiconductor Manufacturing Company, Ltd.), Chih-Hang Tung (Taiwan Semiconductor Manufacturing Company, Ltd.), Kuo-Chung Yee (Taiwan Semiconductor Manufacturing Company, Ltd.), and Douglas C.H. Yu (Taiwan Semiconductor Manufacturing Company, Ltd.)	765
Low Resistance and High Isolation HD TSV for 3-Layer CMOS Image Sensors Stéphan Borel (Univ. Grenoble Alpes, France), Myriam Assous (Univ. Grenoble Alpes, France), Rémi Vélard (Univ. Grenoble Alpes, France), Jerzy-Javier Suarez-Berru (Univ. Grenoble Alpes, France), Stéphane Nicolas (Univ. Grenoble Alpes, France), Jérôme Dechamp (Univ. Grenoble Alpes, France), Renan Bouis (Univ. Grenoble Alpes, France), Lionel Vignoud (Univ. Grenoble Alpes, France), Paul Valentin (Univ. Grenoble Alpes, France), Jérémy Marchand (Univ. Grenoble Alpes, France), Antonio Roman (Univ. Grenoble Alpes, France), and Messaoud Bedjaoui (Univ. Grenoble Alpes, France)	771

Enabling Die-to-Wafer Hybrid Bonding for the Next Generation Advanced 3D Packaging 778 Raymond Hung (Applied Materials, Inc.), Gilbert See (Applied Materials, Inc.), Ying Wang (Applied Materials, Inc), Chang Bum Yong (Applied Materials, Inc), Ke Zheng (Applied Materials, Inc.), Yauloong Chang (Applied Materials, Inc.), Ruiping Wang (Applied Materials, Inc.), Arvind Sundarrajan (Applied Materials, Inc.), Jonathan Abdilla (BE Semiconductor Industries N.V), Djuro Bikaljevic (BE Semiconductor Industries N.V), and Manfred Glantschnig (BE Semiconductor Industries N.V)
Process Development and Performance Benefits of 0.64-0.36 um Pitch Hybrid Bonding on Intel Process
Methodologies for Characterization of W2W Bonding Strength
3.5D Advanced Packaging Enabling Heterogenous Integration of HPC and AI Accelerators 798 Chandra Sekhar Mandalapu (AMD, USA), Chintan Buch (AMD, USA), Priyal Shah (AMD, India), Roden Topacio (AMD, Canada), Patrick Cheng (AMD, Taiwan), Liwei Wang (AMD, USA), Raja Swaminathan (AMD, USA), Alan Smith (AMD, USA), John Wuu (AMD, USA), Kaushik Mysore (AMD, USA), and Arsalan Alam (AMD, USA)

Hemanth Kumar Cheemalamarri (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Arvind Sundaram (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Sandra San (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Anh Tran Van Nhat (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Chandra Rao Bhesetti (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Gim Guan Chen (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Haitao Yu (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Raju Mani (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ping Luo (Institute of Material Research (IMRE), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Chaeeun Lee (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Srinivasa Rao Vempati (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Navab Singh (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore)

Session 20: Novel High-Density 3D & Thru-Via Structures and Processes

Wei-Lan Chiu (Industrial Technology Research Institute, Taiwan), Hsiang-Hung Chang (Industrial Technology Research Institute, Taiwan), and Chih Chen (National Yang Ming Chiao Tung University, Taiwan)

Jaber Derakhshandeh (IMEC, Belgium), Anish Dangol (IMEC, Belgium), Tassawar Hussain (IMEC, Belgium), Heiko Stegmann (Carl Zeiss Microscopy GmbH, Germany), A. M. Vadiraj (IMEC, Belgium), Prathamesh Dhakras (IMEC, Belgium), Thomas Witters (IMEC, Belgium), Ehsan Shafahian (IMEC, Belgium), Punith Kumar M K (IMEC, Belgium), Carine Gerets (IMEC, Belgium), Aleksandar Radisic (IMEC, Belgium), Aldrin Vaquilar (IMEC, Belgium), Aksel Goehnermeier (Carl Zeiss Microscopy GmbH, Germany), Danny Wan (IMEC, Belgium), Andy Miller (IMEC, Belgium), Anne Jourdain (IMEC, Belgium), Vladimir Cherman (IMEC, Belgium), Gerald Beyer (IMEC, Belgium), Eric Beyne (IMEC, Belgium), and Kristiaan De Greve (IMEC, Belgium)
Laser Micro Drilling of Around 3 Microns into Ajinomoto Build-up Film
Thermo-Mechanical Reliability Analysis and Raman Spectroscopy Characterization of Sub-Micron Through Silicon Vias (TSVs) for Backside Power Delivery in 3D Interconnects 83 Shuhang Lyu (Purdue University, USA), Thomas E. Beechem (Purdue University, USA), and Tiwei Wei (Purdue University, USA)
Organic Interposers Using Zero-Misalignment-Via Technology and Silicon Wafer Carriers for Large Area Wafer-Level Package Applications
Bendability Enhancement and Miniaturization of Through-X Via (TXV) Based on Flexible FOWLP
with Tiny Cu Pillar Assembly
Session 21: Innovations in Polymer Packaging Materials
Novel Sheet Molding Compound Technology for Wafer-Level Packaging to Overcome Wafer Warpage Issue
Warpage Issue

Development of UV-curable Molding Materials with Minimum Die-Shift for FOWLP/FOPLP 860 Markus Schindler (DELO Industrie Klebstoffe GmbH & Co. KGaA), Severin Ringelstetter (DELO Industrie Klebstoffe GmbH & Co. KGaA), Mariana Pires (EV Group E. Thallner GmbH), Mikhail Begel (EV Group E. Thallner GmbH), Andrea Kneidinger (EV Group E. Thallner GmbH), Florian Kleinpötzl (EV Group E. Thallner GmbH), Thomas Uhrmann (EV Group E. Thallner GmbH), Markus Wimplinger (EV Group E. Thallner GmbH), and Elisabeth Brandl (EV Group E. Thallner GmbH)
Temperature dependent Dielectric Characterization of Low Loss Thin Film Polymer up to sub-THz Bands
Low-Temperature Polymer Hybrid Bonding with Nanoparticulated Cu and Photosensitive Acrylic Adhesive
Development of New Concept Photo Imageable Dielectric Materials for Next-Generation Advanced Packaging
Development of Thick-Core Substrate Material for Cutting-Edge IC Packaging

Development of Magnetic Molding Compound for Low Pressure Molding Inductors with Both Good Magnetic Properties and High Reliability
Corporation, Japan), Yoshinori Endo (Resonac Corporation, Japan), Teruo Ito (Resonac Corporation, Japan), and Takashi Inagaki (Resonac Corporation, Japan)
Session 22: Signal & Power Integrity for Advanced Packages and Systems
High Bandwidth and Energy Efficient Electrical-Optical System Integration Using COUPE Technology
High Frequency Assessment of Djordjevic-Sarkar Model for Low Loss Package Dielectrics 898 Cemil S. Geyik (Intel Corporation, USA), Michael J. Hill (Intel Corporation, USA), Zhichao Zhang (Intel Corporation, USA), and Kemal Aygun (Intel Corporation, USA)
System Level Analysis and Design Optimization of Back-Side Power Delivery Network for Advanced Nodes
PDN Impedance Optimization of AR/VR Systems: A Trade-off in VRM Bandwidth and Board Decoupling
Physical-Based Verification of High-Speed Channel Crosstalk and Correlation with BER Measurements

An Energy Efficient DDR5 I/O Performance Boost in Clamshell Configuration by Charge Pumping From Non-Target Device	. 917
Signal Integrity Analysis and Design Optimization Using Neural Networks	. 924
Session 23: Novel Bonding Technology for Advanced Assembly Substrates and Integration	
Advanced Thermocompression Bonding on High Density Fan-Out Embedded Bridge Technology (Al/ML Applications Wiwy Wudjud (Advanced Semiconductor Engineering, Inc., USA), ShuYu Lin (Advanced Semiconductor Engineering, Inc., Taiwan), Yungshun Chang (Advanced Semiconductor Engineering, Inc., Taiwan), Jean Yen (Advanced Semiconductor Engineering, Inc., Taiwan), Reno Liao (Advanced Semiconductor Engineering, Inc., Taiwan), Leohs Cheng (Advanced Semiconductor Engineering, Inc., Taiwan), Yihsien Wu (Advanced Semiconductor Engineering, Inc., Taiwan), Simon YI Huang (Advanced Semiconductor Engineering, Inc., Taiwan), Jui Tzu Chen (Advanced Semiconductor Engineering, Inc., Taiwan), ChengYu Lee (Advanced Semiconductor Engineering, Inc., Taiwan), JoeyCl Huang (Advanced Semiconductor Engineering, Inc., Taiwan), and Lihong Cao (Advanced Semiconductor Engineering, Inc., USA)	ogy for 929
Various Defect Mechanism Analysis for Optimization of Vacuum Fluxless Solder Reflow Performance Using 10 µm or Below Microbumps	.936
Chip-on-Wafer (CoW) Technology Utilizing Laser Assisted Bonding with Compression (LABC) for Bump Counts Exceeding 500,000 at a 20 µm Pitch	. 943
Novel Molded FCBGA Package Platform for Highly Reliable Automotive Applications Inrak Kim (Amkor Technology Korec, Inc., Republic of Korea), Nari Kim (Amkor Technology Korec, Inc., Republic of Korea), Gayoung Shin (Amkor Technology Korec, Inc., Republic of Korea), Youngdo Kweon (Amkor Technology, Inc., Republic of Korea), and Nathan Whitchurch (Amkor Technology, Inc., Republic of Korea)	949

Study of Fabrication and Reliability for 120 mm x 120 mm Extremely Large Advanced 2.5D Package Kazue Hirano (Resonac Corporation, Japan), Dongchul Kang (Resonac Corporation, Japan), Masaki Takahashi (Resonac Corporation, Japan), Takahiro Iseki (Resonac Corporation, Japan), Kosuke Murai (Resonac Corporation, Japan), and Sadaaki Katoh (Resonac Corporation, Japan)	955
Thin Substrate Bonding	963
High-Throughput Characterization of Nanoscale Topography for Hybrid Bonding by Optical Interferometry	969
Session 24: Advances on Flex and Redistribution Layer Technologies and Warpage	
Accurate Prediction of Solder Stresses/Strains in Multi-Layered Electronics Packages During Temperature Cycling	976
Comparison of Sustainable and Non-Sustainable Ink Process-Performance Interactions for Additively Printed Circuits	982
Simulation and Metrological Applications for RDL Patterning Development of Glass Substrate. See Chang-Chun Lee (National Tsing Hua University, Taiwan), Jui-Chang Chuang (National Tsing Hua University, Taiwan), Chen-Tsai Yang (EOSL, Industrial Technology Research Institute, Taiwan), Chung-I-I Li (EOSL, Industrial Technology Research Institute, Taiwan), Shih-Hsien Lee (SAP, Applied Materials Tainan, Taiwan), and Shih-Hao Kuo (SAP, Applied Materials, Taiwan)	3 90
Monitoring of Wafer Thinning Induced in-die Mechanical Stress with Embedded Sensors for Heterogeneous Integration	996
Investigation of Mechanical Reliability of Flexible/Stretchable Electronic Materials Using Multi-axial Stretch Techniques)03

Optimized Simulation Methodology of Warpage and Localized Stress Hotspot Prediction for Assembly Risk Assessment
Analyzing the Influence of RDL Stack-up on Wafer Warpage in FOWLP Through Experimental and Numerical Investigations
Session 25: High-Performance Computing, Design Challenges, and Solutions
An Energy-Efficient Si-Integrated Micro-Cooler for High Power and Power-Density Computing Applications
High Power Thermal Test Vehicle with 2-Phase Cooling for Al Datacenters, 5G RAN, and EDGE Compute Nodes
Block Level and Package Level Thermal Assessment for Back Side Power Delivery Network 1036 Melina Lofrano (imec, Belgium), Herman Oprins (imec, Belgium), Vladimir Cherman (imec, Belgium), Lisbeth Witters (imec, Belgium), Anne Jourdain (imec, Belgium), Geert Van der Plas (imec, Belgium), and Eric Beyne (imec, Belgium)
CoaxMIL 2.0 – Next Generation Coaxial Magnetic Integrated Inductors for Higher Efficiency Fully Integrated Voltage Regulator

	Integrated Design Ecosystem for Chiplets Heterogeneous Integration and Chip-to-Chip Interconnects in Advanced Packaging Technology	1048
-	Thermal and Mechanical Simulations of 3D Packages with Custom High Bandwidth Memory	
٠	Kamalika Chatterjee (Samsung Semiconductor Inc., USA), Yan Li (Samsung Semiconductor Inc., USA), Hochan Chang (Samsung Semiconductor Inc., USA), Mohsen Damadam (Samsung Semiconductor Inc., USA), Pouya Asrar (Samsung Semiconductor Inc., USA), Jaechoon Kim (Samsung Electronics Co., Ltd., USA), Glen Jeong (Samsung Semiconductor Inc., USA), and Woopoung Kim (Samsung Semiconductor Inc., USA)	1034
	A Novel DC-DC Converter Module Using the Integrated Package Solution (iPaS) Substrate for Next Generation High Performance Computing (HPC) Applications	
(Session 26: Chiplet Interconnect Design and Validation	
	Session 26: Chiplet Interconnect Design and Validation Impact of Pitch Scaling on 3D Die-to-Die Interconnects Nicolas Pantano (imec, Belgium), Michele Stucchi (imec, Belgium), Geert Van der Plas (imec, Belgium), and Eric Beyne (imec, Belgium)	1064
ı	Impact of Pitch Scaling on 3D Die-to-Die Interconnects	
	Impact of Pitch Scaling on 3D Die-to-Die Interconnects Nicolas Pantano (imec, Belgium), Michele Stucchi (imec, Belgium), Geert Van der Plas (imec, Belgium), and Eric Beyne (imec, Belgium) A 32 Gb/s Full Duplex Bi-Directional Transceiver with Crosstalk Cancellation for Chiplet Interconnections Jae-Woo Park (Sungkyunkwan University Suwon, Republic of Korea), Nicolas Pantano (IMEC, Belgium), Geert Van Der Plas (IMEC, Belgium), Eric Beyne (IMEC, Belgium), and Jung-Hoon Chun (Sungkyunkwan	1072 k
	Impact of Pitch Scaling on 3D Die-to-Die Interconnects Nicolas Pantano (imec, Belgium), Michele Stucchi (imec, Belgium), Geert Van der Plas (imec, Belgium), and Eric Beyne (imec, Belgium) A 32 Gb/s Full Duplex Bi-Directional Transceiver with Crosstalk Cancellation for Chiplet Interconnections Jae-Woo Park (Sungkyunkwan University Suwon, Republic of Korea), Nicolas Pantano (IMEC, Belgium), Geert Van Der Plas (IMEC, Belgium), Eric Beyne (IMEC, Belgium), and Jung-Hoon Chun (Sungkyunkwan University Suwon, Republic of Korea) Modeling and Analysis of Heterogeneously Integrated Chiplet-to-Chiplet Communication Lin in 2.5D Advanced Packaging Haofeng Sun (University of Illinois Urbana-Champaign, USA), Bobi Shi (University of Illinois Urbana-Champaign, USA), Thong Nguyen (University of Illinois Urbana-Champaign, USA), and José E.	1072 k 1078

In Advanced Packaging Figure of Merit (AP-FoM) for Benchmarking of Heterogeneous Integration Technologies) 3
ignal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed interconnection of 2.5D-IC Chiplets Integration	98
ffective Interface Simulation Approach Based on Peak Distortion Analysis for UCIe IPs110 Joonhyun Kim (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), Seungki Nam (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), Sungwook Moon (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), Taeyun Kim (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), Sangin You (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), Chanmin Jo (Foundry Business, Samsung Electronics, Co. Ltd, South Korea), and Yongho Lee (Foundry Business, Samsung Electronics, Co. Ltd, South Korea))4

Session 27: Advanced Die Bond and Board Level Reliability

The Challenges of High-Temperature Lead-Free Solder Paste for Power Discrete Applications 1113

Hongwen Zhang (Indium Corporation, USA), Kyle Aserian (Indium Corporation, USA), David Hu (Indium Corporation, USA), Bo Chen (Alpha and Omega Semiconductor Ltd., USA), Tyler Richmond (Indium Corporation, USA), Leo Hu (Indium Corpoation, China P.R.), Kaiyuan Zhu (Alpha and Omega Semiconductor LTD, USA), and Mary Jane R. Alin (Alpha and Omega Semiconductor Ltd., USA)

Reliability Analysis of Cu Sintered Die-Attach for SiC Power Devices: Mechanical, Electrical and Thermal Evaluation
Complex Board via Structure Induced Uneven Stress/strain Impact on Interconnect Stability: SAC305, Full and Hybrid LTS Comparison
Mitigating Solder Beading in Non-Eutectic Low-Temperature Solder: Mechanism and Solution 1131
Lip Teng Saw (Western Digital), Mutharasu Devarajan (Western Digital), Puurnaraj Nadarajah (Western Digital), and Chye Yang Soo (Western Digital)
Enabling Socketable BGAs with Eutectic-Forming Bi-Based Coatings on Sn Spheres: A Closer Look at the Bi Deposition Process
Develop new Solder Alloy for high Reliability Device
Session 28: Optical Interconnections
Fiber Array Attach for co-Packaged Optics: High Volume Production Process Control and Performance
Photonic Building Blocks for Board-Level Disaggregation in Hyperscale Systems

Interfacing Silicon Photonics for CPO	161
High Power Performance Assessment of Low-Loss Spot Size Converter Based on Self-Aligned Passive Fiber Attach Process	166
A Compact, High Performance Passive Optical Network Transceiver Integration Approach 1 Mark Earnshaw (Nokia Bell Labs), Cris Bolle (Nokia Bell Labs), Mark Cappuzzo (Nokia Bell Labs), and Rose Kopf (Nokia Bell Labs)	170
Characterization of 224 Gbps/lambda Interconnects in Co-packaged Optics for Hyperscale Data Centers and Al/ML Clusters	175
Hybrid Integrated Chip-Scale Laser Systems Based on Automated Assembly	179

Session 29: Reliability in Harsh Environments Including Automotive

Sukrut Prashant Phansalkar (University of Maryland, USA), Bongtae Han (University of Maryland, USA), and Gun Lee (Samsung Electronics, South Korea)
Under Bump Metallization and the Stability of Solder Interconnect Assembly Under Thermal and Electrical Load: Refreshed Understanding
Additively Printed In-Mold Electronics Circuits and Sensors and Process-Performance Interactions for Automotive Applications
Enhancing Cu Wire-Bonding Reliability by a Cu-Selective Passivation Coating
High Acceleration Dynamic Methodology for Board-Level Shock Solder Joint Reliability Approach
Thermomechanical Degradation of Sintered Copper Under High-Temperature Thermal Shock 1219 Paul Paret (National Renewable Energy Laboratory, USA), Sri Krishna Bhogaraju (CuNex GmbH, Germany), Dirk Busse (Budatec GmbH, Germany), Alexander Dahlbüdding (Budatec GmbH, Germany), Gordon Elger (Technische Hochschule Ingolstadt, Germany), and Sreekant Narumanchi (National Renewable Energy Laboratory, USA)
Solder Reaction with Cu Alloy C7025 and Its Effect on Solder Joint Reliability

Session 30: Process and Hybrid Bonding Modeling and Characterization

Modeling of Copper Hybrid Bonding Anneal	1231
Investigating Sintering Mechanism of 100 nm Ag Nanoparticles via In-Situ SEM Observation and Phase Field Simulation	1236
Elucidating the Mechanism of four Corner Voids in Chip-on-Wafer Hybrid Bonding	1241
Fan-Out Embedded Bridge Structure for Co-packaged Optics Characterization and Evaluation 1246 Vito Lin (Siliconware Precision Industries Co. Ltd., Taiwan), Teny Shih (Siliconware Precision Industries Co. Ltd., Taiwan), Andrew Kang (Siliconware Precision Industries Co. Ltd., Taiwan), and Yu-Po Wang (Siliconware Precision Industries Co. Ltd., Taiwan)	
Advanced Atomic-Scale Insights into the Chemical Mechanical Polishing Process with Ceria Abrasives Using Molecular Dynamics and Neural Network Potential	1251
Finite Element Modeling for Wafer-to-Wafer Direct Bonding Behaviors and Alignment Prediction	1256
Kyungmin Baek (Mechatronics Research, Samsung Electronics, Korea), Min-soo Han (Mechatronics Research, Samsung Electronics, Korea), Il Young Han (Mechatronics Research, Samsung Electronics, Korea), Jung Shin Lee (Mechatronics Research, Samsung Electronics, Korea), Jaeuk Sim (Mechatronics Research, Samsung Electronics, Korea), Joongha Lee (Mechatronics Research, Samsung Electronics, Korea), Daeho Min (Mechatronics Research, Samsung Electronics, Korea), Kyeongbin Lim (Mechatronics Research, Samsung Electronics, Korea), and Minwoo Daniel Rhee (Mechatronics Research, Samsung Electronics, Korea)	

Measurement of the Interfacial Strength of Thin Metal Film by Laser Spallation Method for Advanced Wafer Level Package
Session 31: Advances in Flip Chip and Chip Scale Packages
New Double Sided Molded Package Platform Development with Open Cavity Mold on One Side and Exposed Die Mold on the Other Side
Package Miniaturization and Wiring Impedance Reduction for High-Bandwidth Memory Devices With Vertical Wire Bonding
Ultra-thin Double Side SiP Technology with Embedded Trace Substrate
High Accuracy Selective Patterning for EMI Shielding of 5G AiP
Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations
Large Package Body Size Scaling with Two Novel Technologies: Multi Ball BGA and Liquid Metal Interconnect

A Study About Direct Laser Reflow for Forming Stable and Reliable C4 Bump Interfaces on Semiconductor Substrates for Flip Chip Applications
Session 32: Advancement in Copper Hybrid Bonding Technologies Common to Multiple Applications
A Microstructural Investigation of Sub-1 µm Copper Bonding Contact Structures in Die-to-Wafer Hybrid Bonding
Low-Temperature Cu-Cu Bonding Using <111>-Oriented and Nanocrystalline Hybrid Surface Grains
In Situ Analysis of Copper Microstructures in Electromigration Using SEM-EBSD Techniques . 1317
Achieving Sub-nm Copper Recess Controllability for Advanced 3D Integration: An Experimental and Atomic-Scale Simulation Study on Wet Atomic Layer Etching Process 1322 Seung Ho Hahn (Mechatronics Research, Samsung Electronics, South Korea), Wooyoung Kim (Mechatronics Research, Samsung Electronics, South Korea), Kyeongbin Lim (Mechatronics Research, Samsung Electronics, South Korea), Bumki Moon (Mechatronics Research, Samsung Electronics, South Korea), and Minwoo Rhee (Mechatronics Research, Samsung Electronics, South Korea)
Quantifying the Electrical Impact of Bonding Misalignment for 0.5 µm Pitch Hybrid Bonding Structures

Liquid Surface Tension-Driven Chip Self-Assembly Technology with Cu-Cu Hybrid Bonding for High-Precision and High-Throughput 3D Stacking of DRAM
Wafer-on-Wafer (WoWoW) Integration Having Large-Scale High Reliability Fine 1 µm Pitch Face-to-Back(F2B) Cu-Cu Connections and Fine 6 µm Pitch TSVs
Session 33: Fine-Pitch Materials and Processes
The Patterned Photosensitive Dielectric Organic Material/Cu Simultaneous Novel CMP Process for Fine Damascene RDL Based on Process Design Assisted by Deep Learning
Novel Negative-Tone Dry Film Resist and Process for Fine Pitch Copper Wiring with L/S = 1.5/1.5 µm on Build-up Substrate
Advanced Photo-imageable Dielectric Film Enabling Low CTE and sub-5µm Patterning for Next Generation Build-up Layer

Ultra High Density RDL Patterning of High–Resolution Dielectrics by Maskless Exposure Technology for High Performance Computing and Artificial Intelligence	4
Novel Photo Imageable Film for RDL application)
Cu Nanowire Fine-Pitch Joints for Next Gen Heterogeneous Chiplet Integration	5
High-Planarity, Ultra-Low-Temperature-Curable Photosensitive Polyimide for Heterogeneous Integration	2

Session 34: Photonics Integration, Materials, and Processes

Collective die-to-Wafer Assembly Process for Optically Interconnected System-on-Wafer Koen Kennes (imec, Belgium), Anton Dvoretskii (imec, Belgium), Arnita Podpod (imec, Belgium), Pengfei Xu (imec, Belgium), Junwen He (imec, Belgium), Guy Lepage (imec, Belgium), Negin Golshani (imec, Belgium), Peter Verheyen (imec, Belgium), Rafal Magdziak (imec, Belgium), Swetanshu Bipul (imec, Belgium), Alain Phommahaxay (imec, Belgium), Maumita Chakrabarti (imec, Belgium), Andy Miller (imec, Belgium), Eric Beyne (imec, Belgium), Yoojin Ban (imec, Belgium), Filippo Ferraro (imec, Belgium), and Joris van Campenhout (imec, Belgium)	1392
A Compact Wafer-Level Heterogeneously Integrated Scalable Optical Transceiver for Data	
Sajay Bhuvanendran Nair Gourikutty (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Jiaqi Wu (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Teck Guan Lim (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Sandra San (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Ming Chinq Jong (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Lai Yee Chia (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Boon Long Lau (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), David Soon Wee Ho (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Ser Choong Chong (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Ding Liang (Marvell Asia Pte Ltd, Singapore), Xiaoguang Tu (Marvell Asia Pte Ltd, Singapore), Wanjun Wang (Marvell Asia Pte Ltd, Singapore), Chee-Keong Tan (Marvell Asia Pte Ltd, Singapore), Alison See (Marvell Asia Pte Ltd, Singapore), Hsiu-Che Wang (Marvell Asia Pte Ltd, Singapore), Roberto Coccioli (Marvell Asia Pte Ltd, Singapore), Ronson Tan (Marvell Asia Pte Ltd, Singapore), Nagarajan Radhakrishnan (Marvell Asia Pte Ltd, Singapore), and Surya Bhattacharya (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore)	1398
Scalable Fabrication of 3D Optical Re-distribution for Co-Packaged Optics using an Developed Nanoimprint Stepper	1404
Laser Attach Process Development and Material Selection	. 1409

Ultra-Compact Computing at the Edge Involving Unobtrusively Small Sub-Millimeter Heterogeneous Integration Packaging
Sintering for High Power Optoelectronic Devices
Session 35: Reliability and Current Stressing of Solder Interconnections
Electromigration in Eutectic Tin-Bismuth Bottom-Terminated-Component Solder Joints 1433 Prabjit Singh (IBM Corporation, USA), Larry Palmer (IBM Corporation, USA), Thomas Wassick (IBM Corporation, USA), Raiyo Aspandiar (Intel, USA), Brian Franco (Intel, USA), Haley Fu (iNEMI, China), Vasu Vasudevan (Dell Technologies, USA), Aileen Allen (HP Inc, USA), Keith Howell (Nihon Superior Company, Japan), Kei Murayama (Shinko Electric Industries, Japan), Hongwen Zhang (Indium Corporation, USA), Anna Lifton (MacDermid Alpha Electronics, USA), Terry Munson (Foresite, USA), Steve Middleton (Foresite, USA), Richard Coyle (Nokia, USA), and Sarangapani Murali (Heraeus Materials, Singapore)
Impact of Current Induced Joule Heating Variation on Long-Term Low Melting Temperature Solder Joint Stability
Reliability Concerns Due to Changes in the Microstructure and Electrical Resistance of Low Temperature, SnBi-Based Solder Joints During Current Stressing
The Effect of Extended Dwell Time on Thermal Cycling Performance of Hybrid Low Temperature Solder Joints

Correlation of Mechanical and Microstructural Evolutions in Lead Free Solders Subjected to Various Thermal Exposures	1460
Mohammad Al Ahsan (Auburn University, USA), S M Kamrul Hasan (Auburn University, USA), Souvik Chakraborty (Auburn University, USA), Jeffrey C. Suhling (Auburn University, USA), and Pradeep Lall (Auburn University, USA)	
Pad Cratering and Pin Pull Strength for Large BGA and Connectors — How Are They Correlated?	1468
Board Level Drop Reliability of Hybrid Solder Joints with Controlled Bismuth Mixing Ratio for Carbon Neutrality	1473
Session 36: Thermal Management and Cooling Solutions	
Electrical-Thermal Co-analysis of TSV Embedded Microfluidic Pin-fin Heatsink for High Power Dissipation with High Bandwidth Density Euichul Chung (Georgia Institute of Technology), Geyu Yan (Georgia Institute of Technology), Bharath Ramakrishnan (Microsoft CO+I), Husam Alissa (Microsoft CO+I), Vaidehi Oruganti (Microsoft CO+I), Christian Belady (Microsoft CO+I), Erik W. Masselink (Georgia Institute of Technology), and Muhannad S. Bakir (Georgia Institute of Technology)	1479
Thermal Mitigation Strategy for Backside Power Delivery Network	1485
Thermal Management of 6-in-1 SiC Power Module with Double-Sided Impingement Cooling 1493 Yong Han (Institute of Microelectronics, A*STAR) and Gongyue Tang (Institute of Microelectronics, A*STAR)	
Thermal Performance of an Indium-Silver Alloy Metal TIM for a Large Body Lidded FCBGA After EOL and Long-term Reliability Tests SangHyuk Kim (Amkor Technology Koera, Inc.), EunSook Sohn (Amkor Technology Koera, Inc.), YoungDo Kweon (Amkor Technology, Inc.), and KyungRok Park (Amkor Technology Koera, Inc.)	1498
Al-Driven Cold Plate Design and Optimization	N/A

Sensors on Lid
Innovative Two-Phase Immersion Cooling Solutions for High-Power Advanced Packages 1515 Sumit Sharma (National Yang Ming Chiao Tung University, Taiwan), Aqbal Ahmed (National Yang Ming Chiao Tung University, Taiwan), ICheng Huang (Advanced Semiconductor Engineering (ASE) Inc., Taiwan), Ying-Xu Lu (Advanced Semiconductor Engineering (ASE) Inc., Taiwan), Hung-Hsien Huang (Advanced Semiconductor Engineering (ASE) Inc., Taiwan), Chen-Chao Wang (Advanced Semiconductor Engineering (ASE) Inc., Taiwan), Chih-Pin Hung (Advanced Semiconductor Engineering (ASE) Inc., Taiwan), and Chi-Chuan Wang (National Yang Ming Chiao Tung University, Taiwan)
Session 37: Interactive Presentations 1
Long-term Reliability Analysis of Crystal Oscillator under Immersion Cooling with Various Coolants
Long-term Reliability Analysis of Crystal Oscillator under Immersion Cooling with Various
Long-term Reliability Analysis of Crystal Oscillator under Immersion Cooling with Various Coolants

A Development of Sensorized Ear Model for New Behind-the-ear (BTE) Hearing Aid
Electrical Characterization and Reliability Studies of Nano-TSV
A Simulation-Led Board Level Reliability Assessment of High Speed Printed Circuit Boards for Advanced Networking Applications

	ermal Resistance Prediction Model for IC Packaging Optimization and Design Cycle
	duction
Cor	dy of Stress and Warpage Estimate of FOWLP Under Hygro-Thermal Coupling Loading ndition
Inte	gle and Multi NPU Chiplet Heterogeneous Integration Packaging Based on Fanout RDL erposer with Silicon Bridge Technology
	ermal Transport Properties of Hybrid Bonding With Passivation
Ma	timization of Core Material Properties for Large Flip-Chip Ball Grid Array Substrate to nage Both Warpage and Board Level Reliability

Embedded Cooling Method with Monolithic Dual-Layer Microchannel Cold Plate for high-Power Chips
Method to Evaluate the Adhesion Distribution on Wafers
Experimental and Numerical Investigation of Cu-Cu Direct Bonding Quality for 3D ntegration
Atomistic Simulation Investigation of Various Plasma Surface Activations in SiCN Dielectric Bonding
Reliability of Differently Shaped Solder Joints in Chip Resistor Under Drop Impact
Study of Damage Development in Under-Bump Interconnects by Thermo-Mechanical Stress in Package Interconnects

Aging Behaviour and Environmental Impact of Under Bump Metallurgies for Wafer Level Balling	:49
Arnaud Garnier (Univ. Grenoble Alpes, CEA, LETI, France), Laetitia Castagné (Univ. Grenoble Alpes, CEA, LETI, France), Stéphane Moreau (Univ. Grenoble Alpes, CEA, LETI, France), Alexandra Fraczkiewicz (Univ. Grenoble Alpes, CEA, LETI, France), Théo Monniez (Univ. Grenoble Alpes, CEA, LETI, France), Daniel Mermin (Univ. Grenoble Alpes, CEA, LETI, France), Suzanne Guillou (Univ. Grenoble Alpes, CEA, LETI, France), Laura Vauche (Univ. Grenoble Alpes, CEA, LETI, France), Damien Saint-Patrice (Univ. Grenoble Alpes, CEA, LETI, France)	
Automatic Solder Joint Failure Mode Analysis Based on Dye & Pry Image Processing	57
Session 38: Interactive Presentations 2	
Conformal Dry Electrode for ECG Monitoring	i62
Electrical Behavior of Thin Die Assembly on Flexible Substrate Under Vibration Testing	ī70
Quantifying Uncertainties in the Correlation of Simulations and Measurements Using the IEEE EPS Packaging Benchmark Suite	577
Polymer Waveguides for Co-packaged Optics	83

The Energy-Efficient 10-Chiplet AI Hyperscale NPU on Large-Scale Advanced Package	1687
Development of Robust and Cost-Effective Electrical & Optical Interconnect Solution for High Performance Silicon Photonic Applications	1694
Low-Loss Non-Contact Interconnects Based on 3D Heterogeneous Redistribution Layer for Millimeter Wave Phased Arrays	N/A
Thermal Performance and Reliability of Liquid Metal Alloys as Thermal Interface Materials for Computing Electronics Devices	1705
Multi-wideband Antenna in Package with Dual Polarizations	1712

Deep Reinforcement Learning-Based Power Distribution Network Design Optimization for Multi-chiplet System
Weiyang Miao (Nanyang Technological University, Singapore), Zhen Xie (Nanyang Technological University, Singapore), Chuan Seng Tan (Nanyang Technological University, Singapore), and Mihai D. Rotaru (Institute of Microelectronics Agency for Science, Technology and Research (A*STAR), Singapore)
Novel Low Loss Polymer with High Thermal Resistance for Advanced IC Packaging
Power Supply Design and Power Management in Complex System Design: Co-Packaged Optics-FPGA
3D SIP Module
On-Package Additively Manufactured Chemiresistive Sensors for Smart Agriculture: Detection of Airborne Sex Pheromone of Domestic Silk Moths
All-Cu 3D Interconnects as an Alternative to Hybrid Bonding
Additive Manufacturing of a mmWave Microstrip Leaky Wave Antenna on Thin Alumina Substrate 1742 Ethan Kepros (Michigan State University, USA), Yihang Chu (Michigan State University, USA), Bhargav Avireni (Michigan State University, USA), Sambit Kumar Ghosh (Michigan State University, USA), Brian Wright (Michigan State University, USA), and Premjeet Chahal (Michigan State University, USA)
Conductive Fabric Based RFID Wearable Textile Antennas for Product Authentication and Quality Control
Tire-Integrated Antennas for Wireless Sensors in Automotive Applications

Additively Manufactured Dissolvable Electronics Packaging for Sustainability	1759
Experimental Study of Transmission Signal Performance of sub-2 Micron fine-Wiring with Novel Structure	1763
Comprehensive Socket Characterization and Correlation for High-Speed Interface Testing System Varin Sriboonlue (Qualcomm Technologies, Inc., USA), Yeseul Jeon (Qualcomm Technologies, Inc., USA), Gerardo R. Luevano (Qualcomm Technologies, Inc., USA), Chris Ferguson (Qualcomm Technologies, Inc., USA), and Ennai Ochoa (Qualcomm Technologies, Inc., USA)	1768
A Novel Method for LPDDR5 DRAM Jitter Measurement Through De-embedding	1773
An Effective Surface Roughness Extraction Method Using Particle Swarm Optimization (PSO) Algorithm and 2-D Based Equations for High Speed Systems Youngjae Lee (Samsung Electronics, South Korea), Kwangho Kim (Samsung Electronics, South Korea), Chulhee Cho (Samsung Electronics, South Korea), Sungjin Yoon (Samsung Electronics, South Korea), Hyeongi Lee (Samsung Electronics, South Korea), Wonji Hwang (Samsung Electronics, South Korea), Wooshin Choi (Samsung Electronics, South Korea), Young-Chul Cho (Samsung Electronics, South Korea), Jung-Hwan Choi (Samsung Electronics, South Korea), and Young-Soo Sohn (Samsung Electronics, South Korea)	
Ultimate Wafer-level Lens Integration and Optimization for High-end Active Pixel Sensor Application Hoi-Jin Lee (Samsung, South Korea), Sihun Han (Samsung, South Korea), Chanyeol Park (Samsung, South Korea), Sunyong Park (Samsung, South Korea), Woonphil Yang (Samsung, South Korea), Jonghoon Park (Samsung, South Korea), Yunki Lee (Samsung, South Korea), Bumsuk Kim (Samsung, South Korea), Yitae Kim (Samsung, South Korea), and Jesuk Lee (Samsung, South Korea)	1784
Microprinting Process Development Enabling Cost Effective, High Density and Flexible Electro-Optical Integration	1790

An Active, High Bandwidth, Flexible Connector for Large Area Computational Systems 179 Randall Irwin (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), Joanna Fang (UCLA Center for Heterogeneous Integration and Performance Scaling, USA), and Subramanian Iyer (UCLA Center for Heterogeneous Integration and Performance Scaling, USA)	17
Session 39: Interactive Presentations 3	
A Novel Detection Applied on Micro Defect in Bump Interface for 2.5DIC Package)4
Hybrid Bonding Technology Chemical Mechanical Planarization Process Optimization Using Comprehensive 3D Modeling)8
Influence of Stiffener Design on Co-Packaged Optics (CPO) 2.5D Heterogeneous Packages 181 Karthik Arun Deo (SUNY Binghamton, USA), Yangyang Lai (SUNY Binghamton, USA), Junbo Yang (SUNY Binghamton, USA), Jong Hwan Ha (SUNY Binghamton, USA), and Seungbae Park (SUNY Binghamton, USA)	4
Adhesion Layer Influence on Thermomechanical Reliability of Electroplated Copper Through-Glass Via (TGV)	<u>'</u> 0

A Study on the Surface Activation of Plasma Treatment for Hybrid Bonding Joint Interface 1826 Chih-Jing Hsu (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Hsu-Nan Fang (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Tzu-Yu Su (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Zhao-Ze Jiang (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Yi-Hua Chen (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Chien-Ching Chen (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Che-Ming Hsu (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Yu-Pin Tsai (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Yuan-Feng Chiang (Advanced Semiconductor Engineering (ASE) Group, Taiwan), Jen-Chieh Kao (Advanced Semiconductor Engineering (ASE) Group, Taiwan), and Yung-I Yeh (Advanced Semiconductor Engineering (ASE) Group, Taiwan)
Influence of Heat Treatment on the Quality of Die-to-Wafer Hybrid Bond Interconnects 1830 Laura Wenzel (Fraunhofer IZM-ASSID, Germany; Technische Universität Dresden, Germany), Catharina Rudolph (Fraunhofer IZM-ASSID, Germany), Adil Shehzad (Fraunhofer IZM-ASSID, Germany), Partha Mukhopadhyay (Tokyo Electron Technology Center America, USA), H. Jim Fulford (Tokyo Electron Technology Center America, USA), Manuela Junghaehnel (Fraunhofer IZM-ASSID, Germany), and Juliana Panchenko (Fraunhofer IZM-ASSID, Germany; Technische Universität Dresden, Germany)
Inverse Hybrid Bonding with Metal Oxide Framework as Infill for Heterogeneous Integration 1837 Rohan Sahay (Georgia Institute of Technology, USA), Dipayan Pal (UC San Diego, USA), Ashita Victor (Georgia Institute of Technology, USA), Cheng-Hsuan Kuo (UC San Diego, USA), Madison Manley (Georgia Institute of Technology, USA), Harsono Simka (Samsung Semiconductor Inc., USA), Andy Kummel (UC San Diego, USA), and Muhannad Bakir (Georgia Institute of Technology, USA)
A Study of Chip-Package Interaction with All-Copper Interconnections on Advanced Glass Substrates
Electromigration Kinetics of SAC/SnBiAg Hybrid Solder
Simulation of Bulge-Out Mechanism Enabling Sub-0.5 µm Scaling of Hybrid Wafer-to-Wafer Bonding
Wet Cu Passivation for High Throughput Fluxless Thermal Compression Bonding of Cu-Sn µbumps for Die-to-Wafer Stacking

Low-Temperature Nanocrystalline Cu/polymer Hybrid Bonding with Tailored CMP Process Ou-Hsiang Lee (Industrial Technology Research Institute (ITRI), Taiwan), Wei-Lan Chiu (Industrial Technology Research Institute (ITRI), Taiwan), Hsiang-Hung Chang (Industrial Technology Research Institute (ITRI), Taiwan), Chia-Wen Chiang (Industrial Technology Research Institute (ITRI), Taiwan), Shih-cheng Yu (Industrial Technology Research Institute (ITRI), Taiwan), Tsung-Yu Ou Yang (Industrial Technology Research Institute (ITRI), Taiwan), Su-Ching Hsiao (Industrial Technology Research Institute (ITRI), Taiwan), Ting-Yu Ko (Industrial Technology Research Institute (ITRI), Taiwan), Yu-Min Lin (Industrial Technology Research Institute (ITRI), Taiwan), Wei-Chung Lo (Industrial Technology Research Institute (ITRI), Taiwan), Wei-Chung Lo (Industrial Technology Research Institute (ITRI), Taiwan), Chia-Hsin Lee (Brewer Science Taiwan/Brewer Science, Inc., Taiwan), Michelle Fowler (Brewer Science Taiwan/Brewer Science, Inc., Taiwan), and Maycie Lubbers (Brewer Science Taiwan/Brewer Science, Inc., Taiwan), Taiwan)	1863
A Novel FOPLP Structure With Chip First & RDL First Process for Automotive Chip Application	1868
A Unified and Adaptive Continual Learning Method for Feature Segmentation of Buried Packages in 3D XRM Images	1872

Modifications	1880
Hemanth Kumar Cheemalamarri (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore), Anh Tran Van Nhat (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore), Gim Guan Chen (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore), Meng Keong Lim (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore), Srinivasa Rao Vempati (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore), and Navab Singh (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR); Fusionopolis Way, Republic of Singapore)	
Fundamental Study on Reflow Mechanisms of Sn and Sn Alloys for Fine Bump Pitch Scaling . Chongyang Cai (Intel Corporation, USA), Anup Panindre (Intel Corporation, USA), Liang He (Intel Corporation, USA), Jung Kyu Han (Intel Corporation, USA), Gang Duan (Intel Corporation, USA), and Rahul Manepalli (Intel Corporation, USA)	1885
20 μm Pitch Cu-to-Cu Flip-Chip Interconnects Through Cu Nanoparticles Sintering	1891
Glass Panel Process Integrated Low Stress Organic Dielectric RDL Structure	1896
A Warpage Investigation for a Large Panel-Sized Interposer with Embedded Dies	1900
Development of Two Different Molding Methods in 2.5D Package with 20 µm or Less Fine Bur Pitch CoW Structure ————————————————————————————————————	-

Low Temperature Cu/SiO2 Hybrid Bonding with Protruding Copper Pads	111
Analysis of Vacancies in Wafer-Bonding Interface via Positron Annihilation Lifetime Spectroscopy	116
Annealing Effects in Sub-8 µm Pitch Die-to-Wafer Hybrid Bonding	123
Through Dielectric via Etching in Magnetic Neutral Loop Discharge Plasma for 3D Chiplets Interconnect	129
A Novel Plasma Etching Technology of RIE-Lag Free TSV and Dicing Processes for 3D Chiplets Interconnect	134
Aluminum to Copper Thermal Compression Bonding for Heterogeneous Integration of Legacy	940
Directional Atmospheric Plasma De-oxidation for Ultra Small Passive Component Assembly . 19 Khouloud Ben Harzallah (University of Sherbrooke, Canada), David Danovitch (University of Sherbrooke, Canada), Malak Kanso (University of Sherbrooke, Canada), Christian Bergeron (IBM Systems, Canada), and Mark-Olivier Pion (IBM Systems, Canada)	147

Exploring Bonding Mechanism of SiCN for Hybrid Bonding	1953
Session 40: Interactive Presentations 4	
Characterization of Warpage of Ultra-Low-K Dielectric Materials and Correlation with Modulus and Coefficient of Thermal Expansion Mohanalingam Kathaperumal (3D Systems Packaging Research Center, Georgia Institute of Technology, USA), Pragna Bhaskar (3D Systems Packaging Research Center, Georgia Institute of Technology, USA), Austin J. Toro (3D Systems Packaging Research Center, Georgia Institute of Technology, USA), Pratik Nimbalkar (3D Systems Packaging Research Center, Georgia Institute of Technology, USA), Lila Dahal (3D Systems Packaging Research Center, Georgia Institute of Technology, USA), and Muhannad S. Bakir (3D Systems Packaging Research Center, Georgia Institute of Technology, USA)	1958
A Highly-Reliable and Cost-Effective Approach by Reducing Flux Cleaning in Flip-Chip Processes Through Underfill Curing in a Pneumatic Ambient	1963
300 nm Pitch W2W HBI for CFET and 3D DRAM Through Module Co-optimization	1968
Mechanical Characterization and Modeling of iSAC Lead-Free Solder	1973
Novel SiO2 Cables with Edge Launch Connectors for High Temperature RF Measurements Firas Alshatnawi (State University of New York at Binghamton, USA), Ashraf Umar (State University of New York at Binghamton, USA), Emuobosan Enakerakpo (State University of New York at Binghamton, USA), Mohamed Youssef Abdelatty (State University of New York at Binghamton, USA), Wt Alshaibani (State University of New York at Binghamton, USA), Riadh Al-Haidari (State University of New York at Binghamton, USA), Mohammed Alhendi (State University of New York at Binghamton, USA), David Shaddock (General Electric Aerospace Research, USA), Peter Borgesen (State University of New York at Binghamton, USA), and Mark Poliks (State University of New York at Binghamton, USA)	1981

Modeling and Additive Manufacturing of Inductors in Complex Geometries for High Temperature Electronics	1986
Underfill Selection Guideline for Fan-Out Heterogeneous Integration Package	1993
Comparison of Organic and Inorganic Dielectric Hybrid Bonding with Highly <111>-Oriented Nanotwinned Cu Pin-Syuan He (National Yang Ming Chiao Tung University, Taiwan) and Chih Chen (National Yang Ming Chiao Tung University, Taiwan)	1998
One-Step Surface Modification for Boron Nitride and Its Polymer Composite of Enhanced Thermal Conductivity for Advanced Packaging Applications	2003
Investigation on the use of Al-Ge Eutectic Bonding in the Structure Part of a Multilayer Stacked MEMS Device	2008
Limits for Dicing Speed Based on Crack Stop Constructions with Different Levels of Robustness	2013

Tai Chong Chai (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Mihai Rotaru (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Wang Xiangyu (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Sharon Lim Pei Siang (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Ji Lin (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Rathin Mandal (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Raju Mani (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), Jong Ming China (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore), and Ye Yong Liang (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore) Multi-chip Stacked Memory Module Development Using Chip to Wafer (C2W) Hybrid Bonding for Heterogeneous Integration Applications 2024 Nagendra Sekhar Vasarla (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Dileep Kumar Mishra (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Sasi Kumar Tippabhotla (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Chandra Rao B.S.S (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ismael Cereno Daniel (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), Ser Choong Chong (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore), and Srinivasa Rao Vempati (Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Republic of Singapore)

Error Estimation in Immersion Cooling Liquid Dk-Df Extraction Using Different Methods 2031 Saikat Mondal (Intel Corporation, USA), Xenofon Konstantinou (Intel Corporation, USA), Cemil S. Geyik (Intel Corporation, USA), Zhichao Zhang (Intel Corporation, USA), and Kemal Aygun (Intel Corporation, USA)

Fluidic Self Alignment for Hybrid Bonding Using Intel Process Feras Eid (Intel Corporation, USA), Yi Shi (Intel Corporation, USA), Golsa Naderi (Intel Corporation, USA), Shashi Bhushan Sinha (Intel Corporation, USA), Rob Jordan (Intel Corporation, USA), Wenhao Li (Intel Corporation, USA), Charles El Helou (Intel Corporation, USA), Felipe Bedoya (Intel Corporation, USA), Anandi Roy (Intel Corporation, USA), Tayseer Mahdi (Intel Corporation, USA), Jiun-Ruey Chen (Intel Corporation, USA), Brandon Rawlings (Intel Corporation, USA), Brian Barley (Intel Corporation, USA), Sheena Benson (Intel Corporation, USA), Seyed Hadi Zandavi (Intel Corporation, USA), Michael Baker (Intel Corporation, USA), Preston Myers (Intel Corporation, USA), Mark Allen (Intel Corporation, USA), Albert Lopez (Intel Corporation, USA), Joe Saucedo (Intel Corporation, USA), Khant Minn (Intel Corporation, USA), Siyan Dong (Intel Corporation, USA), Jeff Bielefeld (Intel Corporation, USA), Richard Vreeland (Intel Corporation, USA), William Brezinski (Intel Corporation, USA), Fernando Olmos (Intel Corporation, USA), Christopher Woods (Intel Corporation, USA), and Johanna Swan (Intel Corporation, USA)	2037
An Advanced Remote-Plasma Assisted Ozone-Ethylene Radical (OER) Process for Cu-SiO2 Hy Bonding Yield Enhancement Tatsunori Shino (Meiden Nanoprocess Innovations, Inc., Japan), Mariappan Murugesan (Tohoku University, Japan), Kiyoharu Mori (Tohoku University, Japan), Bungo Tanaka (Tohoku University, Japan), Eitaro Toyama (Meiden Nanoprocess Innovations, Inc., Japan), Tetsuya Nishiguchi (Meiden Nanoprocess Innovations, Inc., Japan), and Takafumi Fukushima (Tohoku University, Japan)	
Influence of Temporary Rigid Carrier Structure on Warpage during Wafer Panel level packaging	. 2047
Extremely Advanced Substrate as an Integrated Package Solution (iPaS) for Next Generation High Performance Computing (HPC) Applications	
A CMP Process for Hybrid Bonding Application with Conventional / nt-Cu and SixNy / SixOy Dielectrics	2058

Effect of Material Aging on the Reliability of An Automotive BGA Device Under Temperature Cycling Test Conditions	. 2062
Overlay Challenges of Extremely Large Exposure Field, Fine Resolution Lithography Due to Alignment Solution Errors and a Solution Using Early Zone Corrections in Advanced IC Substrates	. 2070
World's Smallest, Membrane-Based Capacitive Differential Pressure Sensor- Package Structure, Material Selection, Assembly Challenges and Solutions	. 2075
Packaging Challenges and Solutions for Next Generation Low-Profile WLCSP	2083
A Study on Novel Low Temperature Soldering Process Using Vapor Phase	2091
Numerical Study on Hybrid Discontinuous Microchannel Heat Sink Combining Manifold with Fins(DMC-MPF) for High Power Electronic Device Jianyu Du (Peking University, China; National Key Lab of Micro/Nano Fabrication Technology, China), Lang Chen (Peking University, China; National Key Lab of Micro/Nano Fabrication Technology, China), Ran Hu (Peking University, China; National Key Lab of Micro/Nano Fabrication Technology, China), Huaiqiang Yu (26th Research Institute of China Electronics Technology Group Corporation, China), Chi Zhang (Peking University, China; National Key Lab of Micro/Nano Fabrication Technology, China), and Wei Wang (Peking University, China; National Key Lab of Micro/Nano Fabrication Technology, China; Beijing Advanced Innovation Center for Integrated Circuits, China)	

Room-Temperature Hybrid Bonding of Via-Middle TSV Wafer Fabricated by Direct Si/Cu Grinding and Residual Metal Removal	2101
Ultra Thin Fan-Out 3D WLCSP Heterogeneous Integration Packaging Li Jay (Siliconware Precision Industries Co. Ltd.), Zhang Zen-Wei (Siliconware Precision Industries Co. Ltd.), Lin Sam (Siliconware Precision Industries Co. Ltd.), Lin Vito (Siliconware Precision Industries Co. Ltd.), Teny Shih (Siliconware Precision Industries Co. Ltd.), Kao Nicholas (Siliconware Precision Industries Co. Ltd.), and Wang Yu-Po (Siliconware Precision Industries Co. Ltd.)	2107
High RF-high Power Dual Capacitively Coupled Plasma Characteristics Dependency on Process Parameters: A Finite Element Analysis Approach	
Development of a Reusable Smart-Catheter System for Improved Urinary Health Monitoring 2117 Zhi Dou (State University of New York at Binghamton, USA), WT Al-Shaibani (State University of New York at Binghamton, USA), Erika Solano (State University of New York at Binghamton, USA), Mohammed Alhendi (State University of New York at Binghamton, USA), Riadh Al-Haidari (State University of New York at Binghamton, USA), Abdullah Obeidat (State University of New York at Binghamton, USA), Mark Schadt (State University of New York at Binghamton, USA), Mark Poliks (State University of New York at Binghamton, USA), Daniel Wollin (CathBuddy Inc., USA), Souvik Paul (CathBuddy Inc., USA), and Kara Allanach (CathBuddy Inc., USA)	
Focal Extension – A Novel Lithography Technique in Direct-Write Laser Lithography to Enable Fine-Pitch Patterning over Large Topography	2125

Session 41: Student Interactive Presentations

Low Temperature Cu/SiO_2 Hybrid Bonding Using Area-Selective Metal Passivation (Interface Metal) Technology for 3D IC and Advanced Packaging	e 2131
Vertical Power Delivery for High Performance Computing Systems with Buck-Derived Regulators	2136
Multi-objective Optimization of a 1200-V Fan-Out Panel-Level SiC MOSFET Packaging with Improved Genetic and Particle Swarm Algorithms	2143
Packaging of Photonic Neural Network Accelerators Russell L. T. Schwartz (University of Florida, USA), Belal Jahannia (University of Florida, USA), Salem Altaleb (University of Florida, USA), Hangbo Yang (University of Florida, USA), Nicola Peserico (University of Florida, USA), Hamed Dalir (University of Florida, USA), and Volker J. Sorger (University of Florida, USA)	2150
Comparison of Different Copper Nitride Passivation Layers Fabrication Methodology and Optimal Growth Condition for Low Temperature Copper-to-Copper Bonding in Advanced Packaging	2157

Fabrication and Testing of In-Line Structures for Non-Destructive Study of Solder Electromigration: Applications to SnBi Low Temperature Solder Chetan Jois (Purdue University, USA), Pei-En Chou (Purdue University, USA), and Ganesh Subbarayan (Purdue University, USA)	2163
Application of Elevated-Laser-Liquid-Phase-Epitaxy (ELLPE) Technique on Different Oriented Wafers for Monolithic 3DIC Integration Bo-Jheng Shih (National Chiao Tung University, Taiwan), Yu-Ming Pan (National Chiao Tung University, Taiwan), Chiao-Yen Wang (National Chiao Tung University, Taiwan), Huan-Yu Chiu (National Chiao Tung University, Taiwan), Chih-Chao Yang (Taiwan Semiconductor Research Institute, Taiwan), Chang-Hong Shen (Taiwan Semiconductor Research Institute, Taiwan), Huang-Chung Cheng (National Chiao Tung University, Taiwan)	
Manufacturing and Characterization of Planar Transformers as Molded Interconnect Device Technology Component for an Industrial Production	
Fine Pitch (≤ 10μm) Die to Wafer Cu-Cu TCB on Organic Polymer Build Up Films	. 2178
Novel Single and Co-Ion Implantation Induced Backside Etch Stop Structures for 3D Multilayer Stacked Package	. 2184
New Method of Creating Through Silicon Vias for Next Generation Packaging Techniques Zachary Nelson (Univ. of California, Santa Barbara), Alice Mo (Univ. of California, Santa Barbara), and Luke Theogarajan (Univ. of California, Santa Barbara)	2189
Electrospray Printed Silver Films for EMI Shielding of SiP Architectures	.2194

Neu (2 2 5 E	ency Insertion Method for Accelerated Simulation of Memristor Crossbar Array in promorphic Chip	2200
A No Con () () () () () () () () () () () ()	ovel Parallel Interconnection Approach to Reduce Shading Losses on Submillimeter acentrated Photovoltaic Technologies	2205
Opti	rication and Packaging of a Heterogeneously Integrated, Flexible Micro-Display and ical Modeling for Quantum Dot Integration	2211
Flip-	ranced Bonding Process Based on Intense Pulsed Light Irradiation for Solder Bump in -Chip Package	2218
Integ //	ign Space Exploration for Power Delivery Network in Next Generation 3D Heterogeneous gration Architectures	
} (orid Interconnect Infrastructure for Inter-Chiplet Communication in Wafer-Scale Systems Yousef Safari (McGill University, Canada), Rezvan Mohammadrezaee (McGill University, Canada), Dima Al Saleh (McGill University, Canada), and Boris Vaisband (McGill University, Canada)	2229

Reliability of Indium Solder Joints Using a Laser-Assisted Bonding (LAI Temperature	3) Process at Room 2237
Ji Eun Jung (ETRI, Korea), Yong-Sung Eom (ETRI, Korea), Jiho Joo (ETRI, Korea), Gwang-Mun Choi (ETRI, Korea), Jung-Ho Shin (ETRI, Korea), Chanmi Lee (ETRI, Korea), Ki-Seok Jang (ETRI, Korea), Jin-Hyuk Oh (ETRI, Korea), Ga Eun Lee (ETRI, Korea), Kwang-Seong Choi (ETRI, Korea), and Seung-Yoon Lee (Hanbat National Unibersity, Korea)	
Tailored Multi-mode, High-Q Superconducting Nb Resonators: Uniqu Magnon-Photon Coupling	2244 urn
Magnetic Cores for High Conversion Ratio Package Embedded Induct Sai Saravanan Ambi Venkataramanan (Georgia Institute of Technolog USA), Prahalad Murali (Georgia Institute of Technology, USA), Dustin Allen Gilbert (The University of Tennessee, USA), Mohanalingam Kathaperumal (Georgia Institute of Technology, USA), and Mark D. Losego (Georgia Institute of Technology, USA)	
Unveiling Mechanical Stress in Lithium-Metal Batteries for Flexible Ele Approach with Optical Techniques and Artificial Interfaces	2256
Preparation of SAC305 Solder Specimens that Mimic the Microstructus Ball You-Gwon Kim (Hanyang University, South Korea, South Korea), Heone Kim (Hanyang University, South Korea), Tae-Wan Kim (Hanyang University, South Korea), Seoung-Ung Ryu (Hanyang University, South Korea), Hak-Sung Kim (Hanyang University, South Korea), Yong-rae Jan (University of Maryland, USA), Bongtae Han (University of Maryland, USA), Jun-Hyeong Lee (DUKSAN HI-METAL Co., South Korea), and Jin-Ky Kim (DUKSAN HI-METAL Co., South Korea)	2261 Su
RF Energy Harvesting Hybrid RFID Based Sensors for Smart Agricultur Yihang Chu (Michigan State University, USA), Ethan Kepros (Michigan State University, USA), Bhargav Avireni (Michigan State University, USA), Sambit Kumar Ghosh (Michigan State University, USA), and Premjeet Chahal (Michigan State University, USA)	e Applications 2267
Influence of Nickel and Bismuth Addition on the Mechanical Shear St Solders Under Isothermal Aging and Multiple Reflows	-

80
86
94
98

Author Index