

2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA 2024)

**HsinChu, Taiwan
22-25 April 2024**



**IEEE Catalog Number: CFP24DF6-POD
ISBN: 979-8-3503-6035-6**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24DF6-POD
ISBN (Print-On-Demand):	979-8-3503-6035-6
ISBN (Online):	979-8-3503-6034-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Content

Session J1: Plenary Session

- J1-1 IOWN, Photonics Technology Enables Next Generation Sustainable ICT Infrastructure...1
- J1-2 CMOS Scaling by Nanosheet Device Architectures and Backside Engineering...2

Session T1: Poster Session

- T1-1 A Simplified Method for RTN Assessment and Novel Understanding on AC RTN...4
- T1-2 BEOL Layout Optimization to Improve RF Performance of 40nm Node Technology for High-Frequency Applications...6
- T1-3 A Study of Physical Unclonable Function by Dielectric Breakdown in High- κ Metal Gate Device...8
- T1-4 Control of Hysteresis and Latch-up on Steep Switching “PN-Body Tied SOIFET Diode” by Ar-Ion Implantation...10
- T1-5 Latch-up Risk in 5V-tolerant I/O Buffer Surrounded by NBL Isolation Ring with Low-Voltage Bias...12
- T1-6 Triple Self-Aligned Split-Gate Architecture for High-Speed Applications of 4H-SiC VDMOSFETs...14
- T1-7 Enhanced Charge Transfer Efficiency Using Ring Vertical Transfer Gates in Backside Illuminated CMOS Image Sensor...16
- T1-8 Effects of Channel Thickness on DC/RF Performance of InAlGa_n/AlN/GaN HEMTs...18
- T1-9 Extremely High Noise Margin and Low Leakage in ULP Circuits with NCFETs...20
- T1-10 Impact of In and Ga Fractions in Lattice-Matched InAlGa_n Barrier Layer on Performance of InAlGa_n/GaN MISHEMT...22
- T1-11 The Study of Normally-on Power GaN HEMTs in QST Substrate with High Breakdown Voltage...24
- T1-12 Lattice Scattering Related Flicker Noise in Silicon-doped Hafnium Oxide FeFETs...26
- T1-13 Co metal ALD on Cu with Cyclic clean by Peroxide and Hydrazine for Inverse Hybrid Metal Bonding...28
- T1-14 High Thermally Conductive, High-Speed Deposition of AlN by Bipolar High Power Impulse Magnetron Sputtering...30
- T1-15 Study of frequency capability of 1.7kV SiC MOSFET with current spreading layer...32
- T1-16 Ultra-thin and High-quality Pt-Silicidation using CW Laser Annealing Process...34

- T1-17 Enhanced Reliability of Ultra-low-k Dielectric with Columnar Pores using hBN Capping Layer...36
- T1-18 Improving NDR and RF Characteristics of InGaAs MOSFETs through Ferroelectric Thickness Tuning for Enhanced Energy Efficiency...38
- T1-19 Investigation of IGZO Thin Film Transistors with Copper Electrode under Varied Channel Lengths and Different Gate Insulator Annealing Temperatures...40
- T1-20 Transient Responses of The Majority and Minority Carriers During Rapid Reduction of The Inversion Charge in an MOS Structure...42
- T1-21 A -40°C to 125°C, 1.12 ppm/°C Multiple Voltage Bandgap Reference Circuit...44
- T1-22 Semiconductor Traceability: Die Annotations Patterning by Maskless Exposure Technology...46

Session T2: Paper Session - 3D Integration

- T2-1 3D Architecture to Integrate Backside Power Interconnect and Integrated Passive Device for Thermal and Electrical Performance Management of Logic Chip...48
- T2-2 Low Temperature (250°C) and Fine Pitch ($\leq 4\mu\text{m}$) New Nanocrystalline Cu/SiO₂ Chip-on-Wafer Hybrid Bonding for 3D Chip Integration...50
- T2-3 Advanced Chip on Wafer Hybrid Bonding with Copper/Polymer Base Adhesive...52
- T2-4 Si Multi-Bridge Channel CMOS Inverter with Five Stacked Layers Fabricated from Epitaxial Si_{0.8}Ge_{0.2}/Si Multilayers...54

Session J2: Joint Special Session - Energy-efficient Technologies

- J2-1 Development of 3DIC/TSV Technology and Its Application to Artificial Retina for Visual Sensory Recovery...56
- J2-2 The layer transfer technology of Ge for advanced CMOS...57
- J2-3 Modeling and simulation of carrier transport properties in 4H-SiC...58
- J2-4 Neuromorphic Computing for Energy-Efficient Edge Intelligence...60
- J2-5 A Leakage Analysis Methodology Considering Intra-cell and Inter-cell Layout Dependent Effect...61
- J2-6 Ultra-Low-Power Receivers in Self-Powered Industrial IoT Applications...65

Session D1: Paper Session - High-speed Circuits for Wireline Communication

- D1-1 A 14.7-20-Gb/s Reference-Less Baud-rate CDR Circuit with One-Tap DFE and Time-Interpolation...66

- D1-2 A 48-Gb/s Baud-Rate PAM-4 Receiver With One-Tap Speculative DFE and Reused Comparators...70
- D1-3 A 20-Gb/s Jitter-Tolerance-Enhanced Baud-Rate CDR Circuit with One-tap DFE...74
- D1-4 A 32Gb/s Equalizer with Adaptive T-coil Input Matching and Fullrate DFE in 28nm CMOS...78

Session T3: Paper Session - Memory for Computing

- T3-1 An RRAM-Based 40.6 TOPS/W Energy-Efficient AI Inference Accelerator with Quad Neuromorphic-Processor-Unit for Highly Contrast Recognition...82
- T3-2 Novel Strategies Toward High-performance FeFET for Computing In Memory Application...84
- T3-3 In-Memory-Computing and In-memory Cosine Similarity Search with Memory Diode Featuring Low Latency and High Energy Efficiency...86
- T3-4 A Self-Calibratable Spiking Neuron based on Dual-mode Memritor for High-Accuracy Spiking Neural Networks...88

Session T4: Special Session - Novel Quantum Computing Devices and Materials

- T4-1 Semiconductor spin qubits from lab to fab: recent progress and perspectives...90
- T4-2 Trends and Prospects of Silicon Quantum Bit Research...91
- T4-3 Device Engineering and Benefit Maximization for Advanced Cryo-CMOS...92

Session D2: Paper Session - Novel Accelerator Designs for Image Processing and AI

- D2-1 VLSI Design of a Fast and Area-Efficient Haze Removal Method Based on Color Attenuation Prior...94
- D2-2 AI-ISP Accelerator with RISC-V ISA Extension for Image Signal Processing...98
- D2-3 Activation in Network for NoC-based Deep Neural Network Accelerator...102

Session T5: Paper Session - Ferroelectric Material & Memory

- T5-1 The Impact of Thermal Noise in Multi-Domain Hf-based Antiferroelectric Material: Phase Transition and Endurance Performance...106
- T5-2 Ferroelectric Properties of HZO Orthorhombic (Pca21, Pmn21) Phases under Shear Strain -A Theoretical Study...108
- T5-3 BEOL-Compatible Ferroelectric Capacitor with Excellent Endurance and Retention by Improving Interface Quality...110

T5-4 Morphotropic Phase Boundary-Enhanced Polarization and High-Temperature Retention in Ferroelectric FET...112

Session J3: Plenary Session

J3-1 Ferroelectrics for Enhanced Semiconductor Devices...N/A

J3-2 Enabling AI Revolution Through Innovations in Advanced Packaging & Chiplet Technology...114

Session T6: Special Session - Embedded Memory and Sensor

T6-1 U-MRAM PUF: A Novel Unipolar-MRAM for Power and Area Efficient Hardware Root of Trust...115

T6-2 A New Design of Ultra-scaled and High-density 1-nm Node 6T-SRAM Cell by Lateral-and-Complementary FETs (LC-FETs) with only $21 F^2$...117

T6-3 A New Ultra-Low Voltage Metal Fuse for High Density OTP Applications...119

T6-4 Charge Trap Flash with Superior Program Efficiency by Negative Capacitance-boosting Effect...121

T6-5 Complementary Detectors for DUV Sensing by CMOS Logic Technology...123

Session T7: Special Session - 3D Transistor Generation-Device Technology and Application

T7-1 The historical development of non-planar devices...125

T7-2 Process Technology Innovation for Performance Improvements in the Era of Horizontal Gate-All-Around (hGAA) Devices...127

T7-3 10th Anniversary on the Discovery of Third Breakdown: Implications and Applications...128

Session T8: Paper Session - Power Device/Circuit and Energy

T8-1 Investigations of Performances in RF GaN MIS-HEMTs and T-gate Schottky HEMTs with Leakage Current Analysis Using Emission Microscopy...130

T8-2 Investigation of AlGaN/GaN MISHEMTs with Varied AlGaN Barrier Depths via a Low Damage ALE Process...132

T8-3 Optimizing Al doped hafnium oxide in 3D trench capacitors for energy storage applications...134

T8-4 Investigation of Latch-up Immunity in 0.18- μ m BCD Process with Deep Trench Isolation...136

Session D3: Special Session – Reliability

- D3-1 Measurement Evaluation of BTI-induced Degradation Using Ring Oscillators...138
- D3-2 Radiation-induced Soft Errors in Digital Circuits...140
- D3-3 Using Commercial Foundry Technology to Design Reliable ASICs for Aerospace Applications...142

Session D4: Paper Session - New Paradigm for Physical Design Automation

- D4-1 Standard Cell Structure and Transistor Reordering for Mitigating Area Penalty in Double Diffusion Break FinFET Process...143
- D4-2 On DRC Cleanness of Cell Porting for Design Migrations in Foundries and Technologies...147
- D4-3 Detailed Placement Refinement for Via Pillar Insertion and Pin Accessibility...151
- D4-4 Set-Pair Routing Solver with Layer-by-layer Formulation on ILP...155

Session T9: Special Session - Emerging Technologies for High-performance Computing

- T9-1 2D Semiconductors from Spin-on Molecular Chemistries for Direct Large-Scale Integration...159
- T9-2 Wafer-scale 3D Integration of 2D Materials...160
- T9-3 Quantum Computing with Silicon Spins...161
- T9-4 Architectural Challenge for Cryogenic Superconductor Computing...162
- T9-5 The need for new materials in silicon photonics to enhance data throughput...163
- T9-6 Modeling GAA nanosheet devices accounting for quantum-mechanical effects down to cryo temperature...164
- T9-7 Solving 3D-IC Multiphysics Challenges With A Novel ML-Assisted Co-Optimization Methodology...165

Session J5: Joint Special Session - Power Devices and Electronics

- J5-1 Wide band-gap material transfer using Smart Cut™ technology for power electronics...167
- J5-2 Technology for 200 mm SiC Crystals and Substrates...168
- J5-3 Analysis of the various SiC power MOSFETs...169
- J5-4 Chip-Level Condition Monitoring on Wide Bandgap Power Devices: Challenges & Opportunities...170

- J5-5 Integrated Driver for 10 MHz GaN Synchronous Buck Converter...172
- J5-6 8-inch GaN Power Transistor Technology Using a Si-compatible Fab Facility...173

Session D5: Paper Session - Advanced Analog Circuit Techniques

- D5-1 A 16-Channel Neural Signal Recording IC Achieving a 4-to-90-Hz Tunable High-Pass Cutoff Frequency Based on a PVT-Insensitive Pseudo-Resistance Technique...174
- D5-2 A 101-dB SFDR 98.5-dB DR 20-kHz BW Continuous Time Incremental $\Delta\Sigma$ ADC with FIR DAC and Robust Reset Timing for Sensor Interfaces...178
- D5-3 A 4th-order CTDSM with PVT-insensitive Inverter-based OTAs...181
- D5-4 A Resistor-Based High-Resolution Temperature-to-Digital Converter...185

Session D6: Paper Session - Verification & Test for Secure and Energy-Efficient Systems

- D6-1 QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL...188
- D6-2 Pattern Generation for Efficient Acceptability Verification of Approximate Circuits...192
- D6-3 Branch-Aware Self-Test Program Generation for Processor Cores...196
- D6-4 Dynamic IR-drop Prediction of At-speed Two-vector Tests Using Machine Learning...200

Session D7: Paper Session - AI Accelerator

- D7-1 A Latch-based Stochastic Number Generator for Stochastic Computing of Extended Naïve Bayesian Network...204
- D7-2 On-the-Fly Twiddle Factor Generator Design for Efficient Memory Management of Negative Wrapped Convolution...208
- D7-3 SDM-SNN: Sparse Distributed Memory using Constant-Weight Fibonacci Code for Spiking Neural Network...212
- D7-4 Design of an Efficient Deep Neural Network Accelerator Based on Block Posit Number Representation...216

Session D8: Special Session - High-Performance Computing for AI

- D8-1 Computational Network-on-Chip as Convolution Engine...220

D8-2 Application-Architecture Mapping for Energy-efficiency and High-Performance in Network-on-Chip-based Manycore Architectures...224

D8-3 Exploiting HPC Techniques to Parallelise Simulation of 10B+ Transistor SoCs...226

Session D9: Paper Session - Optimization and Enhancement for Neural Networks

D9-1 Enhancing Solver Robustness through Constraint Tightening for DNN Compilation...227

D9-2 An Efficient Approach to Iterative Network Pruning...231

D9-3 Training Process of Memristor-Based Spiking Neural Networks For Non-linearity...235

Session D10: Paper Session - Digital Circuit

D10-1 An SVM-based Atrial Fibrillation Detection Processor IC with a 95.8-% Sensitivity for Low-Power Event-Driven Cardiac Monitoring Applications...239

D10-2 A 919GMACs/J Reconfigurable SIMD Array Processor for Baseband Signal Processing...243

D10-3 Low-latency High-throughput Multi-precision Fused Floating-point Division and Square-root Unit Design...247

Session J6: Plenary Session

J6-1 Latest Trends in Technological Development Related to SiC Power Semiconductors...N/A

J6-2 3D Stacking Process Technologies for Advanced CMOS Image Sensors...251

Session T10: Paper Session- IGZO Devices

T10-1 Effects of Source/Drain Electrodes on Thermal Stability of IGZO FETs in the Oxygen-Deficient Environment...252

T10-2 Transport Study of PEALD IGZO TFT at Cryogenic Temperatures down to 6 K...254

T10-3 Amorphous IGZO-based 1T0C Charge-Trapping RAM with Excellent Retention...256

Session T12: Special Session - Advanced Memory Technology

T12-1 Unconventional Spin-Orbit Torques (SOT) in Sputtered Materials for High Density High Speed MRAM...258

T12-2 Chalcogenide selectors for low voltage and high density memory applications...259

T12-3 Hafnia-based (Anti-)Ferroelectric Devices for Next-generation High-speed Dense Memory...261

Session D11: Special Session - Edge Computing

- D11-1 Enhancing Efficiency of Communication Assistive Devices with AI Technology...262
- D11-2 Heterogeneous Hardware Acceleration Methodology on SoC FPGA Using High Level Synthesis...263
- D11-3 A Low-power Convolutional Neural Network Implemented in 40-nm CMOS Technology for Bearing Fault Diagnosis...264

Session D12: Industrial Session - Advanced Automotive Electronics for Vehicles

- D12-1 Connecting Vehicles with Light...268
- D12-2 SDV and Applications of Power Electronics...269
- D12-3 Power Electronics in Electric Vehicle Powertrain System...270

Session D13: Paper Session - Emerging Technology and Applications

- D13-1 (Invited) THz Electronics for Sensing and Communication Applications...271
- D13-2 A Readout Integrated Circuit of Graphene-Silicon Charge-Sampling Devices for Weak-Light Detection Applications...272
- D13-3 Optimization of CFET Standard Cell Using Double-Cell-Height Structure...276

Session T11: Paper Session- BEOL Technology

- T11-1 Effect of Passivation on BEOL-Compatible Oxide Semiconductor Transistor...279
- T11-2 Amorphous TeO₂ as P-type Oxide Semiconductor for BEOL applications...281
- T11-3 Contact optimization through annealing and edge functionalization towards 2D TMD nanosheet devices...283

Session D14: Industrial Session - AI-assisted Electronic Design Automation

- D14-1 ML-based EDA from Research to Production...285
- D14-2 AI-Driven Innovations in IC Designs: From Planning to Implementation...286
- D14-3 Predictive AI for the 3D-IC Design Process Reduces the Iteration...288

Organization

Author Index