

2024 Design, Automation & Test in Europe Conference & Exhibition (DATE 2024)

**Valencia, Spain
25-27 March 2024**

Pages 1-622



**IEEE Catalog Number: CFP24162-POD
ISBN: 979-8-3503-4860-6**

**Copyright © 2024, European Design and Automation Association
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24162-POD
ISBN (Print-On-Demand):	979-8-3503-4860-6
ISBN (Online):	979-8-3503-4859-0
ISSN:	1530-1591

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

ADAPTIVE AND SENSING SYSTEMS

OISA: Architecting an Optical In-Sensor Accelerator for Efficient Visual Computing	1
<i>Mehrdad Morsali, Sepehr Tabrizchi, Deniz Najafi, Mohsen Imani, Mahdi Nikdast, Arman Roohi, Shaahin Angizi</i>	
PathDriver-Wash: A Path-Driven Wash Optimization Method for Continuous-Flow Lab-on-a-Chip Systems.....	7
<i>Xing Huang, Jiaxuan Wang, Zhiwen Yu, Bin Guo, Tsung-Yi Ho, Ulf Schlichtmann, Krishnendu Chakrabarty</i>	
Multi-Agent Reinforcement Learning for Thermally-Restricted Performance Optimization on Manycores	13
<i>Heba Khdr, Mustafa Enes Batur, Kanran Zhou, Mohammed Bakr Sikal, Jörg Henkel</i>	
OplixNet: Towards Area-Efficient Optical Split-Complex Networks with Real-to-Complex Data Assignment and Knowledge Distillation	19
<i>Ruidi Qiu, Amro Eldebiky, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Ulf Schlichtmann, Bing Li</i>	
Design Automation for Organs-On-Chip.....	25
<i>Maria Emmerich, Philipp Ebner, Robert Wille</i>	
Trace-Enabled Timing Model Synthesis for ROS2-based Autonomous Applications.....	31
<i>Hazem Abaza, Debayan Roy, Shiqing Fan, Selma Saidi, Antonios Motakis</i>	
sLET for Distributed Aerospace Landing System	37
<i>Chabrol Damien, Phavorin Guillaume, Jenn Eric</i>	
A Mapping of Triangular Block Interleavers to DRAM for Optical Satellite Communication	39
<i>Lukas Steiner, Timo Lehnigk-Emden, Markus Fehrenz, Norbert Wehn</i>	
OC-DLRM: Minimizing the I/O Traffic of DLRM Between Main Memory and OCSSD.....	41
<i>Shang-Hung Ti, Tseng-Yi Chen, Tsung Tai Yeh, Shuo-Han Chen, Yu-Pei Liang</i>	
SEAL: Sensing Efficient Active Learning on Wearables Through Context-Awareness.....	43
<i>Hamidreza Alikhani, Ziyu Wang, Anil Kanduri, Pasi Lilieberg, Amir M. Rahmani, Nikil Dutt</i>	
Dynamic Per-Flow Queues for TSN Switches	45
<i>Wenxue Wu, Zhen Li, Tong Zhang, Xiaoqin Feng, Liwei Zhang, Xuelong Qi, Fengyuan Ren</i>	

ADVANCED FORMAL METHODS AND VERIFICATION

Deductive Formal Verification of Synthesizable, Transaction-Level Hardware Designs Using Coq.....	47
<i>Tobias Strauch</i>	
Formal Verification of Booth Radix-8 and Radix-16 Multipliers.....	53
<i>Mertcan Temel</i>	
PURSE: Property Ordering Using Runtime Statistics for Efficient Multi - Property Verification	59
<i>Sourav Das, Aritra Hazra, Pallab Dasgupta, Sudipta Kundu, Himanshu Jain</i>	

Parallel Gröbner Basis Rewriting and Memory Optimization for Efficient Multiplier Verification.....	65
<i>Hongduo Liu, Peiyu Liao, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu</i>	
Formal Verification of Secure Boot Process.....	71
<i>Sriram Vasudevan, Prasanna Ravi, Arpan Jati, Shivam Bhasin, Anupam Chattopadhyay</i>	
Complete and Efficient Verification for a RISC-V Processor Using Formal Verification.....	77
<i>Lennart Weingarten, Kamalika Datta, Abhoy Kole, Rolf Drechsler</i>	
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving.....	83
<i>Oussama Oulkaïd, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne</i>	
LLM-Based Processor Verification: A Case Study for Neuronorphic Processor.....	89
<i>Chao Xiao, Yifei Deng, Zhijie Yang, Renzhi Chen, Hong Wang, Jingyue Zhao, Huadong Dai, Lei Wang, Yuhua Tang, Weixia Xu</i>	
Range-Based Run-time Requirement Enforcement of Non-Functional Properties on MPSoCs.....	95
<i>Khalil Esper, Stefan Wildermann, Jurgen Teich</i>	
AsymSAT: Accelerating SAT Solving with Asymmetric Graph-Based Model Prediction.....	97
<i>Zhiyuan Yan, Min Li, Zhengyuan Shi, Wenjie Zhang, Yingcong Chen, Hongce Zhang</i>	
A Hybrid Approach to Reverse Engineering on Combinational Circuits.....	99
<i>Wuqian Tang, Yi-Ting Li, Kai-Po Hsu, Kuan-Ling Chou, You-Cheng Lin, Chia-Feng Chien, Tzu-Li Hsu, Yung-Chih Chen, Ting-Chi Wang, Shih-Chieh Chang, Tingting Hwang, Chun-Yao Wang</i>	

ADVANCES ON EDGE MACHINE LEARNING: FROM DEVICE TO ARCHITECTURE AND APPLICATION

MATAR: Multi-Quantization-Aware Training for Accurate and Fast Hardware Retargeting.....	101
<i>Pierpaolo Mori, Moritz Thoma, Lukas Frickenstein, Shambhavi Balamuthu Sampath, Nael Fafous, Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele, Daniel Mueller-Gritschneider, Claudio Passerone</i>	
Resource-Efficient Heterogenous Federated Continual Learning on Edge.....	107
<i>Zhao Yang, Shengbing Zhang, Chuxi Li, Haoyang Wang, Meng Zhang</i>	
FMTT: Fused Multi-Head Transformer with Tensor-Compression for 3D Point Clouds Detection on Edge Devices.....	113
<i>Zikun Wei, Tingting Wang, Chenchen Ding, Bohan Wang, Ziyi Guan, Hantao Huang, Hao Yu</i>	
XiNet-Pose: Extremely Lightweight Pose Detection for Microcontrollers.....	119
<i>Alberto Ancilotto, Francesco Paissan, Elisabetta Farella</i>	
Value-Driven Mixed-Precision Quantization for Patch-Based Inference on Microcontrollers.....	125
<i>Wei Tao, Shenglin He, Kai Lu, Xiaoyang Qu, Guokuan Li, Jiguang Wan, Jianzong Wang, Jing Xiao</i>	
Tiny- VBF: Resource-Efficient Vision Transformer Based Lightweight Beamformer for Ultrasound Single-Angle Plane Wave Imaging.....	131
<i>Abdul Rahoof, Vivek Chaturvedi, Mahesh Raveendranatha Panicker, Muhammad Shafique</i>	

Decentralized Federated Learning in Partially Connected Networks with Non-IID Data.....	137
<i>Xiaojun Cai, Nanxiang Yu, Mengying Zhao, Mei Cao, Tingting Zhang, Jianbo Lu</i>	
CRISP: Hybrid Structured Sparsity for Class-Aware Model Pruning	143
<i>Shivam Aggarwal, Kuluhan Binici, Tulika Mitra</i>	
Work in Progress: Linear Transformers for TinyML.....	149
<i>Moritz Scherer, Cristian Cioflan, Michele Magno, Luca Benini</i>	
Deep Quasi-Periodic Priors: Signal Separation in Wearable Systems with Limited Data.....	151
<i>Mahya Saffarpour, Kouros Vali, Weitai Qian, Begum Kasap, Diana L. Farmer, Aijun Wang, Soheil Ghiasi</i>	

APPLICATIONS OF EMERGING TECHNOLOGIES

High-Performance Data Mapping for BNNs on PCM-Based Integrated Photonics.....	153
<i>Taha Shahroodi, Raphael Cardoso, Stephan Wong, Alberto Bosio, Ian O'Connor, Said Hamdioui</i>	
UHD: Unary Processing for Lightweight and Dynamic Hyperdimensional Computing.....	159
<i>Sercan Aygun, Mehran Shoushtari Moghadam, M. Hassan Najafi</i>	
Towards Reliable and Energy-Efficient RRAM Based Discrete Fourier Transform Accelerator.....	165
<i>Jianan Wen, Andrea Baroni, Eduardo Perez, Max Uhlmann, Markus Fritscher, Karthik Krishnegowda, Markus Ulbricht, Christian Wenger, Milos Krstic</i>	
Dynamic Reconfigurable Security Cells Based on Emerging Devices Integrable in FDSOI Technology	171
<i>Niladri Bhattacharjee, Viktor Havel, Suruchi Kumari, Nima Kavand, Jorge Navarro Quijada, Akash Kumar, Thomas Mikolajick, Jens Trommer</i>	
Analog Printed Spiking Neuromorphic Circuit	177
<i>Priyanjana Pal, Haibin Zhao, Maha Shatta, Michael Hefenbrock, Sina Bakhtavari Mamaghani, Sani Nassif, Michael Beigl, Mehdi B. Tahoori</i>	
TT-SNN: Tensor Train Decomposition for Efficient Spiking Neural Network Training.....	183
<i>Donghyun Lee, Ruokai Yin, Youngeun Kim, Abhishek Moitra, Yuhang Li, Priyadarshini Panda</i>	
SCGen: A Versatile Generator Framework for Agile Design of Stochastic Circuits	189
<i>Zexi Li, Haoran Jin, Kuncai Zhong, Guojie Luo, Runsheng Wang, Weikang Qian</i>	
Approximation Algorithm for Noisy Quantum Circuit Simulation.....	195
<i>Mingyu Huang, Ji Guan, Wang Fang, Mingsheng Ying</i>	
RTSA: An RRAM-TCAM Based In-Memory-Search Accelerator for Sub-100 μ s Collision Detection	201
<i>Jiahao Sun, Fangxin Liu, Yijian Zhang, Li Jiang, Rui Yang</i>	
Towards Cycle-Based Shuttling for Trapped-Ion Quantum Computers (Extended)	203
<i>Daniel Schoenberger, Stefan Hillmich, Matthias Brandl, Robert Wille</i>	
Towards Atomic Defect-Aware Physical Design of Silicon Dangling Bond Logic on the H -Si 100-2 X 1 Surface.....	205
<i>Marcel Walter, Jeremiah Croshaw, Samuel Sze Hang Ng, Konrad Walus, Robert Wolkow, Robert Wille</i>	

APPROXIMATE AND EFFICIENT COMPUTING

PACE: A Piece-Wise Approximate and Configurable Floating - Point Divider for Energy - Efficient Computing	207
<i>Chenyi Wen, Haonan Du, Zhengrui Chen, Li Zhang, Qi Sun, Cheng Zhuo</i>	
AttBind: Memory-Efficient Acceleration for Long-Range Attention Using Vector-Derived Symbolic Binding.....	213
<i>Weihong Xu, Jaeyoung Kang, Tajana Rosing</i>	
A Stochastic Rounding-Enabled Low-Precision Floating-Point MAC for DNN Training	219
<i>Sami Ben Ali, Silviu-Ioan Filip, Olivier Sentieys</i>	
DAISM: Digital Approximate In-SRAM Multiplier-Based Accelerator for DNN Training and Inference.....	225
<i>Lorenzo Sonnino, Shaswot Shresthamali, Yuan He, Masaaki Kondo</i>	
Embedding Hardware Approximations in Discrete Genetic-Based Training for Printed MLPs	231
<i>Florentia Afentaki, Michael Hefenbrock, Georgios Zervakis, Mehdi B. Tahoori</i>	
A Configurable Approximate Multiplier for CNNs Using Partial Product Speculation	237
<i>Xiaolu Hu, Ao Liu, Xinkuang Geng, Zizhong Wei, Kai Jiang, Honglan Jiang</i>	
ASCEND: Accurate Yet Efficient End-To-End Stochastic Computing Acceleration of Vision Transformer	243
<i>Tong Xie, Yixuan Hu, Renjie Wei, Meng Li, Yuan Wang, Runsheng Wang, Ru Huang</i>	
A Modular Branch Predictor Performance Analysis Framework for Fast Design Space Exploration.....	249
<i>Ya Wang, Hanwei Fan, Sicheng Li, Tingyuan Liang, Wei Zhang</i>	
CLAST: Cross-Layer Approximate High-Level Synthesis with Configurable Approximate Three-Operand Adders.....	255
<i>Jian Shi, Wenjing Zhang, Weikang Qian</i>	

ARCHITECTURAL AND MICROARCHITECTURAL DESIGN SOLUTIONS

ViTA: A Highly Efficient Dataflow and Architecture for Vision Transformers.....	257
<i>Chunyun Chen, Lantian Li, Mohamed M. Sabry Aly</i>	
Sava: A Spatial- and Value-Aware Accelerator for Point Cloud Transformer	263
<i>Xueyuan Liu, Zhuoran Song, Xiang Liao, Xing Li, Tao Yang, Fangxin Liu, Xiaoyao Liang</i>	
Efficient Design of a Hyperdimensional Processing Unit for Multi-Layer Cognition	269
<i>Mohamed Ibrahim, Youbin Kim, Jan M. Rabaey</i>	
EcoFlex-HDP: High-Speed and Low-Power and Programmable Hyperdimensional-Computing Platform with CPU Co-Processing.....	275
<i>Yuya Isaka, Nau Sakaguchi, Michiko Inoue, Michihiro Shintani</i>	
Accelerating Chaining in Genomic Analysis Using RISC- V Custom Instructions	281
<i>Kisaru Liyanage, Hasindu Gamaarachchi, Hassaan Saadat, Tuo Li, Hiruna Samarakoon, Sri Parameswaran</i>	

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference	287
<i>Ruiqi Sun, Yinchen Ni, Xin He, Jie Zhao, An Zou</i>	
DeepFrack: A Comprehensive Framework for Layer Fusion, Face Tiling, and Efficient Mapping in DNN Hardware Accelerators	293
<i>Tom Glint, Mithil Pechimuthu, Joyce Meki</i>	
S-LGCN: Software-Hardware Co-Design for Accelerating LightGCN	299
<i>Shun Li, Ruiqi Chen, Enhao Tang, Yajing Liu, Jing Yang, Kun Wang</i>	
FLInt: Exploiting Floating Point Enabled Integer Arithmetic for Efficient Random Forest Inference	305
<i>Christian Hakert, Kuan-Hsun Chen, Jian-Jia Chen</i>	
I ² SR: Immediate Interrupt Service Routine on RISC-V MCU to Control mmWave RF Transceivers	307
<i>Jimin Lee, Sangwoo Park, Junho Huh, Sanghyo Jeong, Inhwan Kim, Jae Min Kim</i>	

ARCHITECTURE AND INTERCONNECT DESIGN

NOVA: NoC-Based Vector Unit for Mapping Attention Layers on a CNN Accelerator	309
<i>Mohit Upadhyay, Rohan Juneja, Weng-Fai Wong, Li-Shiuan Peh</i>	
IndexMAC: A Custom RISC-V Vector Instruction to Accelerate Structured-Sparse Matrix Multiplications	315
<i>V. Titopoulos, K. Alexandridis, C. Peltekis, C. Nicopoulos, G. Dimitrakopoulos</i>	
LRSCwait: Enabling Scalable and Efficient Synchronization in Manycore Systems Through Polling-Free and Retry-Free Operation	321
<i>Samuel Riedel, Marc Gantenbein, Alessandro Ottaviano, Torsten Hoefler, Luca Benini</i>	
MACO: Exploring GEMM Acceleration on a Loosely-Coupled Multi-Core Processor	327
<i>Bingcai Sui, Junzhong Shen, Caixia Sun, Junhui Wang, Zhong Zheng, Wei Guo</i>	
DRAM-Locker: A General-Purpose DRAM Protection Mechanism Against Adversarial DNN Weight Attacks	333
<i>Ranyang Zhou, Sabbir Ahmed, Arman Roohi, Adnan Siraj Rakin, Shaahin Angizi</i>	
Towards Scalable GPU System with Silicon Photonic Chiplet	339
<i>Chengeng Li, Fan Jiang, Shixi Chen, Xianbin Li, Jiaqi Liu, Wei Zhang, Jiang Xu</i>	
Near-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV	345
<i>Chi Zhang, Paul Scheffler, Thomas Benz, Matteo Perotti, Luca Benini</i>	
STAR: Sum-Together/Apart Reconfigurable Multipliers for Precision-Scalable ML Workloads	351
<i>Edward Manca, Luca Urbinati, Mario R. Casu</i>	
Harnessing ML Privacy by Design Through Crossbar Array Non-Idealities	357
<i>Md Shohidul Islam, Sankha B. Dutta, Andres Marquez, Ihsen Alouani, Khaled N. Khasawneh</i>	

ASD EMBEDDED KEYNOTE

Certainty Or Intelligence: Pick One!	359
<i>Edward A. Lee</i>	

ASD POSTERS

Constraint-Aware Resource Management for Cyber-Physical Systems	361
<i>Justin McGowen, Ismet Dagli, Neil T. Dantam, Mehmet E. Belviranli</i>	
Robustness Evaluation of Localization Techniques for Autonomous Racing	363
<i>Tian Yi Lim, Edoardo Ghignone, Nicolas Baumann, Michele Magno</i>	
A Stakeholder Analysis of Operational Design Domains of Automated Driving Systems.....	365
<i>Marcel Aguirre Mehlhorn, Hauke Dierend, Andreas Richter, Yuri A. W. Shardt</i>	

ASD TECHNICAL PAPER SESSION: DESIGNING ADAPTIVE AUTONOMOUS SYSTEMS FOR RESOURCE-CONSTRAINED PLATFORMS

Context-Aware Multi-Model Object Detection for Diversely Heterogeneous Compute Systems.....	367
<i>Justin Davis, Mehmet E. Belviranli</i>	
Adaptive Localization for Autonomous Racing Vehicles with Resource-Constrained Embedded Platforms	373
<i>Federico Gavioli, Gianluca Brilli, Paolo Burgio, Davide Bertozzi</i>	
Adaptive Deep Learning for Efficient Visual Pose Estimation Aboard Ultra-Low-Power Nano-Drones	379
<i>Beatrice Alessandra Motetti, Luca Crupi, Mustafa Omer Mohammed Elamin Elshaigi, Matteo Risso, Daniele Jahier Pagliari, Daniele Palossi, Alessio Burrello</i>	

ASD TECHNICAL PAPER SESSION: ON PERCEPTION IN AUTONOMOUS SYSTEMS

Adaptive Perception Control for Aerial Robots with Twin Delayed DDPG.....	385
<i>Veera Venkata Ram Murali Krishna Rao Muvva, Kunjan Theodore Joseph, Kruttidipta Samal, Marilyn Wolf, Santosh Pitla</i>	
Frontiers in Edge AI with RISC-V: Hyperdimensional Computing Vs. Quantized Neural Networks	391
<i>Paul R. Genssler, Sandy A. Wasif, Miran Wael, Rodion Novkin, Hussam Amrouch</i>	
Driving Autonomy with Event-Based Cameras: Algorithm and Hardware Perspectives	397
<i>Nael Mizanur Rahman, Uday Kamal, Manish Nagaraj, Shaunak Roy, Saibal Mukhopadhyay</i>	
Corporate Governance and Management of AI-Driven Product Development: Vehicle Automation	403
<i>William H. Widen, Marilyn C. Wolf</i>	

ASD TECHNICAL PAPER SESSION: REAL-TIME AWARE COMMUNICATION SYSTEMS FOR AUTONOMY

An Adaptive UAV Scheduling Process to Address Dynamic Mobile Network Demand Efficiently.....	409
<i>Ruide Cao, Jiao Ye, Jin Zhang, Qian You, Chao Tang, Yan Liu, Yi Wang</i>	
End-To-End Latency Optimization of Thread Chains Under the DDS Publish/Subscribe Middleware.....	415
<i>Gerlando Sciangula, Daniel Casini, Alessandro Biondi, Claudio Scordino</i>	
Orchestration-Aware Optimization of ROS2 Communication Protocols	421
<i>Mirco De Marchi, Nicola Bombieri</i>	

ASD TECHNICAL PAPER SESSION: TOWARDS ASSURING SAFE AUTONOMOUS DRIVING

Back to the Future: Reversible Runtime Neural Network Pruning for Safe Autonomous Systems	427
<i>Danny Abraham, Biswadip Maity, Bryan Donyanavard, Nikil Dutt</i>	
Automated Traffic Scenario Description Extraction Using Video Transformers.....	433
<i>Aron Harder, Madhur Behl</i>	
ADAssure: Debugging Methodology for Autonomous Driving Control Algorithms.....	439
<i>Andrew Roberts, Mohammad Reza Heidari Iman, Mauro Bellone, Tara Ghasempouri, Jaan Raik, Olaf Maennel, Mohammad Hamad, Sebastian Steinhorst</i>	

BPA - BETTER MACHINE LEARNING

Class-Aware Pruning for Efficient Neural Networks	445
<i>Mengnan Jiang, Jingcun Wang, Amro Eldebiky, Xunzhao Yin, Cheng Zhuo, Ing-Chao Lin, Grace Li Zhang</i>	
Enhancing Reliability of Neural Networks at the Edge: Inverted Normalization with Stochastic Affine Transformations.....	451
<i>Soyed Tuhin Ahmed, Kamal Danouchi, Guillaume Prenat, Lorena Anghel, Mehdi B. Tahoori</i>	
HW-SW Optimization of DNNs for Privacy-Preserving People Counting on Low-Resolution Infrared Arrays	457
<i>Matteo Riso, Chen Xie, Francesco Daghero, Alessio Burrello, Seyedmorteza Mollaei, Marco Castellano, Enrico Macii, Massimo Poncino, Daniele Jahier Pagliari</i>	

BPA - NEW CIRCUITS AND DEVICES

Dynamic Realization of Multiple Control Toffoli Gate.....	463
<i>Abhoy Kole, Arighna Deb, Kamalika Datta, Rolf Drechsler</i>	
A FeFET-Based Time-Domain Associative Memory for Multi-Bit Similarity Computation.....	469
<i>Qingrong Huang, Hanza Errahmouni Barkam, Zeyu Yang, Jianyi Yang, Thomas Kämpfe, Kai Ni, Grace Li Zhang, Bing Li, Ulf Schlichtmann, Mohsen Imani, Cheng Zhuo, Xunzhao Yin</i>	
RVCE-FAL: A RISC-V Scalar-Vector Custom Extension for Faster FALCON Digital Signature.....	475
<i>Xinglong Yu, Yi Sun, Yifan Zhao, Honglin Kuang, Jun Han</i>	

BPA - NOVEL ARCHITECTURE SOLUTIONS

FusionArch: A Fusion-Based Accelerator for Point-Based Point Cloud Neural Networks	481
<i>Xueyuan Liu, Zhuoran Song, Guohao Dai, Gang Li, Can Xiao, Yan Xiang, Dehui Kong, Ke Xu, Xiaoyao Liang</i>	
Efficient Exploration of Cyber-Physical System Architectures Using Contracts and Subgraph Isomorphism.....	487
<i>Yifeng Xiao, Chanwook Oh, Michele Lora, Pierluigi Nuzzo</i>	
Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors.....	493
<i>Gideon Mohr, Marco Guarnieri, Jan Reineke</i>	

BPA - RELIABILITY AND OPTIMIZATIONS

Scalable Sequential Optimization Under Observability Don't Cares.....	499
<i>Dewmini Sudara Marakkalage, Eleonora Testa, Walter Lau Neto, Alan Mishchenko, Giovanni De Micheli, Luca Amarù</i>	
VACSEM: Verifying Average Errors in Approximate Circuits Using Simulation-Enhanced Model Counting	505
<i>Chang Meng, Hanyu Wang, Yuqi Mai, Weikang Qian, Giovanni De Micheli</i>	
SELCC: Enhancing MLC Reliability and Endurance with Single-Cell Error Correction Codes	511
<i>Yujin Lim, Dongwhoo Kim, Jungrae Kim</i>	

DESIGN AND TEST FOR ANALOG AND MIXED-SIGNAL CIRCUITS AND SYSTEMS, AND MEMS

CRONuS: Circuit Rapid Optimization with Neural Simulator.....	517
<i>Youngmin Oh, Doyun Kim, Yoon Hyeok Lee, Bosun Hwang</i>	
Self-Learning and Transfer Across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis	523
<i>Kaichang Chen, Georges G. E. Gielen</i>	
X-PIM: Fast Modeling and Validation Framework for Mixed-Signal Processing-in-Memory Using Compressed Equivalent Model in System Verilog	529
<i>Ingu Jeong, Jun-Eun Park</i>	
TSS-BO: Scalable Bayesian Optimization for Analog Circuit Sizing Via Truncated Subspace Sampling.....	535
<i>Tianchen Gu, Jiaqi Wang, Zhaori Bi, Changhao Yan, Fan Yang, Yajie Qin, Tao Cui, Xuan Zeng</i>	
Adaptive ODE Solvers for Timed Data Flow Models in SystemC-AMS.....	541
<i>Alexandra Küster, Rainer Dorsch, Christian Haubelt</i>	
Analog Transistor Placement Optimization Considering Nonlinear Spatial Variations.....	547
<i>Supriyo Maji, Sungyoung Lee, David Z. Pan</i>	
A Data-Driven Analog Circuit Synthesizer with Automatic Topology Selection and Sizing	553
<i>Souradip Poddar, Ahmet Budak, Linran Zhao, Chen-Hao Hsu, Supriyo Maji, Keren Zhu, Yaoyao Jia, David Z. Pan</i>	
SAGERoute 2.0: Hierarchical Analog and Mixed Signal Routing Considering Versatile Routing Scenarios	559
<i>Haoyi Zhang, Xiaohan Gao, Zilong Shen, Jiahao Song, Xiaoxu Cheng, Xiyuan Tang, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Trans-Net: Knowledge-Transferring Analog Circuit Optimizer with a Netlist-Based Circuit Representation	565
<i>Ho-Jin Lee, Kyeong-Jun Lee, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang, Jae-Yoon Sim</i>	
A Novel Multi-Objective Optimization Framework for Analog Circuit Customization	567
<i>Mutian Zhu, Mohsen Hassanpourghadi, Qiaochu Zhang, Mike Shuo-Wei Chen, A. F. J. Levi, Sandeep Gupta</i>	

DESIGN AND TEST OF HARDWARE SECURITY PRIMITIVES

Aloha-HE: A Low-Area Hardware Accelerator for Client-Side Operations in Homomorphic Encryption	569
<i>Florian Krieger, Florian Hirner, Ahmet Can Mert, Sujoy Sinha Roy</i>	
ESC-NTT: An Elastic, Seamless and Compact Architecture for Multi-Parameter NTT Acceleration	575
<i>Zhenyu Guan, Yongqing Zhu, Yicheng Huang, Luchang Lei, Xueyan Wang, Hongyang Jia, Yi Chen, Bo Zhang, Jin Dong, Song Bian</i>	
SpecScope: Automating Discovery of Exploitable Spectre Gadgets on Black-Box Microarchitectures	581
<i>Najmeh Nazari, Behnam Omid, Chongzhou Fang, Hosein Mohammadi Makrani, Setareh Rafatirad, Avesta Sasan, Houman Homayoun, Khaled N. Khasawneh</i>	
CycPUF: Cyclic Physical Unclonable Function	587
<i>Michael Dominguez, Amin Rezaei</i>	
Modeling Attack Tests and Security Enhancement of the Sub-Threshold Voltage Divider Array PUF	593
<i>Shengjie Zhou, Yongliang Chen, Xiaole Cui, Yun Liu</i>	
Enhancing Side-Channel Attacks Through X-Ray-Induced Leakage Amplification.....	599
<i>Nasr-Eddine Ouldei Tebina, Luc Salvo, Laurent Maingault, Nacer-Eddine Zergainoh, Guillaume Hubert, Paolo Maistri</i>	
PhotonNTT: Energy-Efficient Parallel Photonic Number Theoretic Transform Accelerator	605
<i>Xianbin Li, Jiaqi Liu, Yuying Zhang, Yinyi Liu, Jiaxu Zhang, Chengeng Li, Shixi Chen, Yuxiang Fu, Fengshi Tian, Wei Zhang, Jiang Xu</i>	
MABFuzz: Multi-Armed Bandit Algorithms for Fuzzing Processors	611
<i>Vasudev Gohil, Rahul Kande, Chen Chen, Ahmad-Reza Sadeghi, Jeyavijayan Rajendran</i>	

EFFICIENT AND SECURE SYSTEMS-ON-CHIP FOR THE NEW HYPERCONNECTED ENVIRONMENTS

Efficient Fast Additive Homomorphic Encryption Cryptoprocessor for Privacy-Preserving Federated Learning Aggregation	617
<i>Wenye Liu, Nazim Altar Koca, Chip-Hong Chang</i>	
CALLOC: Curriculum Adversarial Learning for Secure and Robust Indoor Localization	623
<i>Danish Gufran, Sudeep Pasricha</i>	
Optimizing Ciphertext Management for Faster Fully Homomorphic Encryption Computation	629
<i>Eduardo Chielle, Oleg Mazonka, Michail Maniatakos</i>	
Cache Bandwidth Contention Leaks Secrets	635
<i>Han Wang, Ming Tang, Ke Xu, Quancheng Wang</i>	
IOMMU Deferred Invalidation Vulnerability: Exploit and Defense	641
<i>Chathura Rajapaksha, Leila Delshadtehrani, Richard Muri, Manuel Egele, Ajay Joshi</i>	
EMAClave: An Efficient Memory Authentication for RISC-V Enclaves.....	647
<i>Omais Pandith, Rafail Psiakis, Johanna Toivanen</i>	

ROLDEF: RObust Layered DEFense for Intrusion Detection Against Adversarial Attacks	653
<i>Onat Gungor, Tajana Rosing, Baris Aksanli</i>	
Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing.....	659
<i>Mohamadreza Rostami, Marco Chilese, Shaza Zeitouni, Rahul Kande, Jeyavijayan Rajendran, Ahmad-Reza Sadeghi</i>	
HDCircuit: Brain-Inspired HyperDimensional Computing for Circuit Recognition.....	665
<i>Paul R. Genssler, Lilas Alrahis, Ozgur Sinanoglu, Hussam Amrouch</i>	
Securing ISW Masking Scheme Against Glitches.....	667
<i>Sofiane Takarabt, Javad Bahrami, Mohammad Ebrahimabadi, Sylvain Guilley, Naghmeh Karimi</i>	

EFFICIENT COMPUTING PARADIGMS FOR SPECIFIC APPLICATIONS

CPF: A Cross-Layer Prefetching Framework for High-Density Flash-Based Storage	669
<i>Longfei Luo, Han Wang, Dingcui Yu, Yina Lv, Liang Shi</i>	
A Read Latency Variation Aware Independent Read Scheme for QLC SSDs	675
<i>Dong Huang, Dan Feng, Qiankun Liu, Bo Ding, Wei Zhao, Xueliang Wei, Wei Tong</i>	
Adaptive DRAM Cache Division for Computational Solid-State Drives	681
<i>Shuaiwen Yu, Zhibing Sha, Chengyong Tang, Zhigang Cai, Peng Tang, Min Huang, Jun Li, Jianwei Liao</i>	
LoADM: Load-Aware Directory Migration Policy in Distributed File Systems	687
<i>Yuanzhang Wang, Peng Zhang, Fengkui Yang, Ke Zhou, Chunhua Li</i>	
Accelerating Machine Learning-Based Memristor Compact Modeling Using Sparse Gaussian Process.....	693
<i>Yuta Shintani, Michiko Inoue, Michihiro Shintani</i>	
DropHD: Technology/Algorithm Co-Design for Reliable Energy-Efficient NVM-Based Hyper-Dimensional Computing Under Voltage Scaling.....	699
<i>Paul R. Genssler, Mahta Mayahinia, Simon Thomann, Mehdi B. Tahoori, Hussam Amrouch</i>	
An Autonomic Resource Allocating SSD	705
<i>Dongjoon Lee, Jongin Choe, Chanyoung Park, Kyungtae Kang, Mahmut Kandemir, Wonil Choi</i>	
Sparrow: Flexible Memory Deduplication in Android Systems with Similar-Page Awareness	711
<i>Guangyu Wei, Changlong Li, Rui Xu, Qingfeng Zhuge, Edwin H.-M. Sha</i>	
Intelligent Hybrid Memory Scheduling Based on Page Pattern Recognition.....	717
<i>Yanjie Zhen, Weining Chen, Wei Gao, Ju Ren, Kang Chen, Yu Chen</i>	
Extending SSD Lifetime Via Balancing Layer Endurance in 3D NAND Flash Memory	719
<i>Siyi Huang, Yajuan Du, Yi Fan, Cheng Ji</i>	

EFFICIENT OPTIMIZATION TECHNIQUES FOR MACHINE LEARNING ARCHITECTURES

BORE: Energy-Efficient Banded Vector Similarity Search with Optimized Range Encoding for Memory-Augmented Neural Network.....	721
<i>Chi-Tse Huang, Cheng-Yang Chang, Hsiang-Yun Cheng, An-Yeu Wu</i>	
Communication-Efficient Model Parallelism for Distributed In-Situ Transformer Inference.....	727
<i>Yuanxin Wei, Shengyuan Ye, Jiazhi Jiang, Xu Chen, Dan Huang, Jiangsu Du, Yutong Lu</i>	
DIAPASON: Differentiable Allocation, Partitioning and Fusion of Neural Networks for Distributed Inference.....	733
<i>Federico Nicolás Peccia, Alexander Viehl, Oliver Bringmann</i>	
DiMO-Sparse: Differentiable Modeling and Optimization of Sparse CNN Dataflow and Hardware Architecture.....	739
<i>Jianfeng Song, Rongjian Liang, Yu Gong, Bo Yuan, Jiang Hu</i>	
GPACE: An Energy-Efficient PQ-Based GCN Accelerator with Redundancy Reduction.....	745
<i>Yibo Du, Shengwen Liang, Ying Wang, Huawei Li, Xiaowei Li, Yinhe Han</i>	
Automated Optimization of Deep Neural Networks: Dynamic Bit-Width and Layer-Width Selection Via Cluster-Based Parzen Estimation.....	751
<i>Seyedarmin Azizi, Mahdi Nazemi, Arash Fayyazi, Massoud Pedram</i>	
ViT- ToGo: Vision Transformer Accelerator with Grouped Token Pruning.....	757
<i>Seungju Lee, Kyumin Cho, Eunji Kwon, Sejin Park, Seojeong Kim, Seokhyeong Kang</i>	
SEA: Sign-Separated Accumulation Scheme for Resource-Efficient DNN Accelerators.....	763
<i>Jing Gong, Hassaan Saadat, Haris Javaid, Hasindu Gamaarachchi, David Taubman, Sri Parameswaran</i>	
Towards Forward-Only Learning for Hyperdimensional Computing.....	769
<i>Hyunsei Lee, Hyukjun Kwon, Jiseung Kim, Seohyun Kim, Mohsen Imani, Yeseong Kim</i>	

EMBEDDED SOFTWARE AND TOOL CHAINS

ECM: Improving IoT Throughput with Energy-Aware Connection Management.....	771
<i>Fatemeh Ghasemi, Lukas Liedtke, Magnus Jahre</i>	
Full-Stack Optimization for CAM-Only DNN Inference.....	777
<i>João Paulo C. De Lima, Asif Ali Khan, Luigi Carro, Jeronimo Castrillon</i>	
Discovering Efficient Fused Layer Configurations for Executing Multi-Workloads on Multi-Core NPUs.....	783
<i>Younghyun Lee, Hyejun Kim, Yongseung Yu, Myeongjin Cho, Jiwon Seo, Yongjun Park</i>	
CLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures.....	789
<i>Rebecca Pelke, Jose Cubero-Cascanie, Nils Bosbach, Felix Staudigl, Rainer Leupers, Jan Moritz Joseph</i>	
High Throughput Hardware Accelerated CoreSight Trace Decoding.....	795
<i>Matthew Edwin Weingarten, Nora Hossle, Timothy Roscoe</i>	

Computational and Storage Efficient Quadratic Neurons for Deep Neural Networks	801
<i>Chuangtao Chen, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Ulf Schlichtmann, Bing Li</i>	
Performance Analysis and Optimizations of Matrix Multiplications on ARMv8 Processors.....	807
<i>Hucheng Liu, Shaohuai Shi, Xuan Wang, Zoe L. Jiang, Qian Chen</i>	
A Compiler Phase to Optimally Split GPU Wavefronts for Safety-Critical Systems	813
<i>Artem Klashorny, Mahesh Tripunitara, Hiren Patel</i>	
Lightweight Instrumentation for Accurate Performance Monitoring in RTOSes	819
<i>Bruno Forlin, Kuan-Hsun Chen, Nikolaos Alachiotis, Luca Cassano, Marco Ottavi</i>	

EMERGING DESIGN TECHNOLOGIES FOR FUTURE COMPUTING

Para-ZNS: Improving Small-Zone ZNS SSDs Parallelism Through Dynamic Zone Mapping.....	821
<i>Zhenhua Tan, Linbo Long, Jingcheng Shen, Congming Gao, Renping Liu, Yi Jiang</i>	
Quantum State Preparation Using an Exact CNOT Synthesis Formulation	827
<i>Hanyu Wang, Jason Cong, Giovanni De Micheli</i>	
BlockAMC: Scalable In-Memory Analog Matrix Computing for Solving Linear Systems.....	833
<i>Lunshuai Pan, Pushen Zuo, Yubiao Luo, Zhong Sun, Ru Huang</i>	
A Parallel Tempering Processing Architecture with Multi-Spin Update for Fully-Connected Ising Models.....	839
<i>Yang Zhang, Xiangrui Wang, Dong Jiang, Zhanhong Huang, Gaopeng Fan, Enyi Yao</i>	
A ³ PIM: An Automated, Analytic and Accurate Processing-In-Memory Offloader	845
<i>Qingcai Jiang, Shaojie Tan, Junshi Chen, Hong An</i>	
HygHD: Hyperdimensional Hypergraph Learning.....	851
<i>Jaeyoung Kang, You Hak Lee, Minxuan Zhou, Weihong Xu, Tajana Rosing</i>	
SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux - Parametron Superconducting Circuits	857
<i>Yanyue Xie, Peiyan Dong, Geng Yuan, Zhengang Li, Masoud Zabihi, Chao Wu, Sung-En Chang, Xufeng Zhang, Xue Lin, Caiwen Ding, Nobuyuki Yoshikawa, Olivia Chen, Yanzhi Wang</i>	
JPlace: A Clock-Aware Length-Matching Placement for Rapid Single-Flux-Quantum Circuits	863
<i>Siyan Chen, Rongliang Fu, Junying Huang, Zhimin Zhang, Xiaochun Ye, Tsung-Yi Ho, Dongrui Fan</i>	
AdaP-CIM: Compute-in-Memory Based Neural Network Accelerator Using Adaptive Posit.....	869
<i>Jingyu He, Fengbin Tu, Kwang-Ting Cheng, Chi-Ying Tsui</i>	
DNA-Based Similar Image Retrieval Via Triplet Network-Driven Encoder.....	871
<i>Takefumi Koike, Hiromitsu Awano, Takashi Sato</i>	
Unleashing the Power of T1-Cells in SFQ Arithmetic Circuits.....	873
<i>Rassul Bairamkulov, Mingfei Yu, Giovanni De Micheli</i>	

EMERGING DESIGN TECHNOLOGIES FOR FUTURE MEMORIES

COMET: A Cross-Layer Optimized Optical Phase-Change Main Memory Architecture	875
<i>Febin Sunny, Amin Shafiee, Benoit Charbonnier, Mahdi Nikdast, Sudeep Pasricha</i>	
CafeHD: A Charge-Domain FeFET-Based Compute-in-Memory Hyperdimensional Encoder with Hypervector Merging	881
<i>Taixin Li, Hongtao Zhong, Juejian Wu, Thomas Kämpfe, Kai Ni, Vijaykrishnan Narayanan, Huazhong Yang, Xueqing Li</i>	
AFPR-CIM: An Analog-Domain Floating-Point RRAM -based Compute- In- Memory Architecture with Dynamic Range Adaptive FP-ADC.....	887
<i>Haobo Liu, Zhengyang Qian, Wei Wu, Hongwei Ren, Zhiwei Liu, Leibin Ni</i>	
ARCTIC: Agile and Robust Compute-In-Memory Compiler with Parameterized INT/FP Precision and Built-In Self Test.....	893
<i>Hongyi Zhang, Haozhe Zhu, Siqi He, Mengjie Li, Chengchen Wang, Xiankui Xiong, Haidong Tian, Xiaoyang Zeng, Chixiao Chen</i>	
Bit-Trimmer: Ineffectual Bit-Operation Removal for CLM Architecture	899
<i>Yintao He, Shixin Zhao, Songyun Qu, Huawei Li, Xiaowei Li, Ying Wang</i>	
HyQA: Hybrid Near-Data Processing Platform for Embedding Based Question Answering System.....	905
<i>Shengwen Liang, Ziming Yuan, Ying Wang, Dawen Xu, Huawei Li, Xiaowei Li</i>	
Towards Efficient Reconfiguration Through Lightweight Input Inversion for MLC NVFPGAs.....	911
<i>Huichuan Zheng, Mengying Zhao, Hao Zhang, Yuqing Xiong, Xiaojun Cai, Zhiping Jia</i>	
Low Power and Temperature- Resilient Compute-In-Memory Based on Subthreshold-FeFET	917
<i>Yifei Zhou, Xuchu Huang, Jianyi Yang, Kai Ni, Hussam Amrouch, Cheng Zhuo, Xunzhao Yin</i>	
Pipeline Design of Nonvolatile-Based Computing in Memory for Convolutional Neural Networks Inference Accelerators	923
<i>Lixia Han, Peng Huang, Zheng Zhou, Yiyang Chen, Haozhang Yang, Xiaoyan Liu, Jinfeng Kang</i>	
ReTAP: Processing-In-ReRAM Bitap Approximate String Matching Accelerator for Genomic Analysis.....	925
<i>Tsung-Yu Liu, Yen An Lu, James Yu, Chin-Fu Nien, Hsiang-Yun Cheng</i>	
A DTCO Framework for 3D NAND Flash Readout	927
<i>Mattia Gerardi, Arvind Sharma, Yang Xiang, Jakub Kaczmarek, Fernando García Redondo, Maarten Rosmeulen, Marie García Bardon</i>	

EMERGING MACHINE LEARNING TECHNIQUES

Pipette: Automatic Fine-Grained Large Language Model Training Configurator for Real-World Clusters.....	929
<i>Jinkyu Yim, Jaeyong Song, Yerim Choi, Jaebek Lee, Jaewon Jung, Hongsun Jang, Jinho Lee</i>	
A Computationally Efficient Neural Video Compression Accelerator Based on a Sparse CNN-Transformer Hybrid Network.....	935
<i>Siyu Zhang, Wendong Mao, Huihong Shi, Zhongfeng Wang</i>	

MultimodalHD: Federated Learning Over Heterogeneous Sensor Modalities Using Hyperdimensional Computing.....	941
<i>Quanling Zhao, Xiaofan Yu, Shengfan Hu, Tajana Rosing</i>	
DyPIM: Dynamic-Inference-Enabled Processing - In-Memory Accelerator.....	947
<i>Tongxin Xie, Tianchen Zhao, Zhenhua Zhu, Xuefei Ning, Bing Li, Guohao Dai, Huazhong Yang, Yu Wang</i>	
Multi-Level Analysis of GPU Utilization in ML Training Workloads	953
<i>Paul Delestrac, Debjyoti Battacharjee, Simei Yang, Diksha Moolchandani, Francky Catthoor, Lionel Torres, David Novo</i>	
12 mJ Per Class On-Device Online Few-Shot Class-Incremental Learning.....	959
<i>Yoga Esa Wibowo, Cristian Cioflan, Thorir Mar Ingolfsson, Michael Hersche, Leo Zhao, Abbas Rahimi, Luca Benini</i>	
Decoupled Access-Execute Enabled DVFS for TinyML Deployments on STM32 Microcontrollers.....	965
<i>Elisavet Lydia Alvanaki, Manolis Katsaragakis, Dimosthenis Masouros, Sotirios Xydis, Dimitrios Soudris</i>	
An Isotropic Shift-Pointwise Network for Crossbar-Efficient Neural Network Design.....	971
<i>Ziyi Guan, Boyu Li, Yuan Ren, Muqun Niu, Hantao Huang, Graziano Chesi, Hao Yu, Ngai Wong</i>	
MicroNAS: Zero-Shot Neural Architecture Search for MCUs.....	977
<i>Ye Qiao, Haocheng Xu, Yifan Zhang, Sitao Huang</i>	
Zero-Shot Classification Using Hyperdimensional Computing	979
<i>Samuele Ruffino, Geethan Karunaratne, Michael Hersche, Luca Benini, Abu Sebastian, Abbas Rahimi</i>	
Accelerating DNNs Using Weight Clustering on RISC-V Custom Functional Units	981
<i>Muhammad Sabih, Batuhan Sesli, Frank Hannig, Jürgen Teich</i>	

FOCUS SESSION: CRYOGENIC COMPUTING: CURRENT STATUS AND FUTURE PERSPECTIVES

Depth-Optimal Addressing of 2D Qubit Array with 1D Controls Based on Exact Binary Matrix Factorization.....	983
<i>Daniel Bochen Tan, Shuohao Ping, Jason Cong</i>	
From Master Equation to SPICE: A Platform to Model Cryo-CMOS Control for Qubits	989
<i>Vladimir Pešić, Andrew Wright, Edoardo Charbon</i>	
Technology-Aware Logic Synthesis for Superconducting Electronics.....	995
<i>Rassul Bairamkulov, Siang-Yun Lee, Alessandro Tempia Calvino, Dewmini Sudara Marakkalage, Mingfei Yu, Giovanni De Micheli</i>	
Challenges and Unexplored Frontiers in Electronic Design Automation for Superconducting Digital Logic.....	1001
<i>Sasan Razmkhah, Robert S. Aviles, Mingye Li, Sandeep Gupta, Peter A. Bearel, Massoud Pedram</i>	

FOCUS SESSION: EVOLUTION OF ML HARDWARE: FROM TECHNOLOGIES TO ALGORITHMS AND ARCHITECTURES

Algorithm to Technology Co-Optimization for CiM-Based Hyperdimensional Computing..... 1007
Mahta Mayahinia, Simon Thomann, Paul R. Genssler, Christopher Münch, Hussam Amrouch, Mehdi B. Tahoori

Accelerating Neural Networks for Large Language Models and Graph Processing with Silicon Photonics 1013
Salma Afifi, Febin Sunny, Mahdi Nikdast, Sudeep Pasricha

Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads 1019
Harsh Sharma, Gaurav Narang, Janardhan Rao Doppa, Umit Ogras, Partha Pratim Pande

FOCUS SESSION: FORMAL VERIFICATION UNDER RESOURCE CONSTRAINTS

Polynomial Formal Verification of Sequential Circuits..... 1025
Caroline Dominik, Rolf Drechsler

Automated Verifiability-Driven Design of Approximate Circuits: Exploiting Error Analysis 1031
Zdenek Vasicek, Vojtech Mrazek, Lukas Sekanina

Using Formal Verification Methods for Optimization of Circuits Under External Constraints..... 1037
Daniel Große, Lucas Klemmer, Dominik Bonora

Combining Formal Verification and Testing for Debugging of Arithmetic Circuits 1043
Jiteshri Dasari, Maciej Ciesielski

FOCUS SESSION: PANEL ON RESILIENCE OF DEEP LEARNING APPLICATIONS: WHERE WE ARE AND WHERE WE WANT TO GO

Resilience of Deep Learning Applications: Where We Are and Where We Want to Go 1049
Cristiana Bolchini, Alberto Bosio

FOCUS SESSION: RESILIENT COGNITIVE SENSING AND INFERENCE IN DISTRIBUTED AND DYNAMIC ENVIRONMENTS

HaLo-FL: Hardware-Aware Low-Precision Federated Learning 1050
Yeshwanth Venkatesha, Abhiroop Bhattacharjee, Abhishek Moitra, Priyadarshini Panda

Cognitive Sensing for Energy-Efficient Edge Intelligence..... 1056
Minah Lee, Sudarshan Sharma, Wei Chun Wang, Hemant Kumawat, Nael Mizanur Rahman, Saibal Mukhopadhyay

Unearthing the Potential of Spiking Neural Networks 1062
Sayeed Shafayet Chowdhury, Adarsh Kumar Kosta, Deepika Sharma, Marco P. E. Apolinario, Kaushik Roy

Navigating the Unknown: Uncertainty-Aware Compute-in-Memory Autonomy of Edge Robotics 1068
Nastaran Darabi, Priyesh Shukla, Dinithi Jayasuriya, Divake Kumar, Alex C. Stutts, Amit Ranjan Trivedi

FOCUS SESSION: SMOOTHING DISRUPTION ACROSS THE STACK: TALES OF MEMORY, HETEROGENEITY, AND COMPILERS

Smoothing Disruption Across the Stack: Tales of Memory, Heterogeneity, & Compilers 1074
M. Niemier, Z. Enciso, M. Sharifi, X. S. Hu, Ian O'Connor, A. Graening, R. Sharma, P. Gupta, J. Castrillon, J. P. C. Lima, A. A. Khan, H. Farzaneh, N. Afroze, A. Khan, Julien Ryckaert

FOCUS SESSION: TOWARDS LARGE SCALE QUANTUM COMPUTING DESIGN: THE QUEST FROM AUTOMATIC METHODS AND TOOLS TO INTEGRATED EDA FRAMEWORKS

From Designing Quantum Processors to Large-Scale Quantum Computing Systems 1084
Carmen G. Almudever, Robert Wille, Fabio Sebastiano, Nadia Haider, Eduard Alarcon

FPGA SOLUTIONS

Unveiling the Black-Box: Leveraging Explainable AI for FPGA Design Space Optimization..... 1094
Jaemin Seo, Sejin Park, Seokhyeong Kang

An Agile Deploying Approach for Large-Scale Workloads on CGRA-CPU Architecture1100
Jiahang Lou, Xuchen Gao, Yiqing Mao, Yunhui Qiu, Yihan Hu, Wenbo Yin, Lingli Wang

Cuper: Customized Dataflow and Perceptual Decoding for Sparse Matrix-Vector Multiplication on HBM-Equipped FPGAs.....1106
Enxin Yi, Yiru Duan, YINUO Bai, Kang Zhao, Zhou Jin, Weifeng Liu

Towards High-Throughput Neural Network Inference with Computational BRAM on Nonvolatile FPGAs 1112
Hao Zhang, Mengying Zhao, Huichuan Zheng, Yuqing Xiong, Yuhao Zhang, Zhaoyan Shen

Bitstream Fault Injection Attacks on CRYSTALS Kyber Implementations on FPGAs 1118
Ziying Ni, Ayesha Khalid, Weiqiang Liu, Máire O'Neill

On-FPGA Spiking Neural Networks for Integrated Near-Sensor ECG Analysis1124
Matteo Antonio Scrugli, Paola Busia, Gianluca Leone, Paolo Meloni

SpecHD: Hyperdimensional Computing Framework for FPGA-Based Mass Spectrometry Clustering1130
Sumukh Pinge, Weihong Xu, Jaeyoung Kang, Tianqi Zhang, Niema Moshiri, Wout Bittremieux, Tajana Rosing

Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes.....1136
Bharadwaj Madabhushi, Sandip Kundu, Daniel Holcomb

High-Efficiency FPGA - Based Approximate Multipliers with LUT Sharing and Carry Switching1142
Yi Guo, Qilin Zhou, Xiu Chen, Heming Sun

OTFGEncoder - HDC: Hardware-efficient Encoding Techniques for Hyperdimensional Computing1144
Mahboobe Sadeghipour Roodsari, Jonas Krautter, Mehdi Tahoori

IEEE CEDA DISTINGUISHED LECTURER LUNCHTIME KEYNOTE

AI Models for Edge Computing: Hardware-Aware Optimizations for Efficiency1146
Hai Helen Li

INTEGRITY AND IP PROTECTION FOR SECURITY-CRITICAL CIRCUITS

Uncertainty-Aware Hardware Trojan Detection Using Multimodal Deep Learning1147
Rahul Vishwakarma, Amin Rezaei

Programmable EM Sensor Array for Golden-Model Free Run-Time Trojan Detection and
Localization1153
Hanqiu Wang, Max Panoff, Zihao Zhan, Shuo Wang, Christophe Bobda, Domenic Forte

KRATT: QBF-Assisted Removal and Structural Analysis Attack Against Logic Locking1159
Levent Aksoy, Muhammad Yasin, Samuel Pagliarini

TroScan: Enhancing On-Chip Delivery Resilience to Physical Attack Through Frequency-
Triggered Key Generation1165
Jianfeng Wang, Shuwen Deng, Huazhong Yang, Vijaykrishnan Narayanan, Xueqing Li

A Golden-Free Formal Method for Trojan Detection in Non-Interfering Accelerators1171
*Anna Lena Duque Antón, Johannes Müller, Lucas Deutschmann, Mohammad Rahmani
Fadiheh, Dominik Stoffel, Wolfgang Kunz*

TitanCFI: Toward Enforcing Control-Flow Integrity in the Root -of- Trust1177
*Emanuele Parisi, Alberto Musa, Simone Manoni, Maicol Ciani, Davide Rossi, Francesco
Barchi, Andrea Bartolini, Andrea Acquaviva*

RL-TPG: Automated Pre-Silicon Security Verification Through Reinforcement Learning-Based
Test Pattern Generation1183
*Nurun Nahar Mondol, Arash Vafei, Kimia Zamiri Azar, Farimah Farahmandi, Mark
Tehranipoor*

A Concealable RRAM Physical Unclonable Function Compatible with In-Memory Computing1189
Jiang Li, Yijun Cui, Chenghua Wang, Weiqiang Liu, Shahar Kvatinsky

Automated Hardware Security Countermeasure Integration Inside High Level Synthesis1195
Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Mihalis Psarakis, David Hély

ScanCamouflage: Obfuscating Scan Chains with Camouflaged Sequential and Logic Gates1197
*Tarik Ibrahimasic, Grace Li Zhang, Michaela Brunner, Georg Sigl, Bing Li, Ulf
Schlichtmann*

LATE BREAKING RESULTS: BREAKTHROUGH ARCHITECTURE WITH INNOVATIVE TECHNOLOGIES, DESIGN & TEST METHODOLOGIES

Late Breaking Results: Single Flux Quantum Based Brownian Circuits for Ultra-Low-Power
Computing1199
Satoshi Kawakami, Yusuke Ohtusbo, Koji Inoue, Masamitsu Tanaka

A Scalable Low-Latency FPGA Architecture for Spin Qubit Control Through Direct Digital
Synthesis 1201
Mathieu Toubex, Eric Guthmuller, Adrian Evans, Tristan Meunier

MNT Bench: Benchmarking Software and Layout Libraries for Field-Coupled Nanocomputing.....	1203
<i>Simon Hofmann, Marcel Walter, Robert Wille</i>	
Hidden Cost of Circuit Design with RFETs	1205
<i>Sajjad Parvin, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler</i>	
Optimizing Offload Performance in Heterogeneous MPSoCs	1207
<i>Luca Colagrande, Luca Benini</i>	
Breaking the Memory Wall with a Flexible Open-Source L1 Data-Cache.....	1209
<i>Davy Million, Noelia Oliete-Escuin, César Fuguet</i>	
LLM-Guided Formal Verification Coupled with Mutation Testing.....	1211
<i>Muhammad Hassan, Sallar Ahmadi-Pour, Khushboo Qayyum, Chandan Kumar Jha, Rolf Drechsler</i>	
Late Breaking Results: Scan-Chain Optimization with Constrained Single Linkage Clustering and Geometry-Based Cluster Balancing	1213
<i>George Antony, Gireesh Kumar K M, Najju Karim Abdul, Rahul M Rao</i>	
ObfusGate: Representation Learning-Based Gatekeeper for Hardware-Level Obfuscated Malware Detection	1215
<i>Zhangying He, Chelsea William Fernandes, Hossein Sayadi</i>	

LATE BREAKING RESULTS: INNOVATIVE AI ARCHITECTURE, CIRCUIT AND METHODOLOGY; EMBEDDED APPLICATIONS

Designing an Energy-Efficient Fully-Asynchronous Deep Learning Convolution Engine.....	1217
<i>Mattia Vezzoli, Lukas Nel, Kshitij Bhardwaj, Rajit Manohar, Maya Gokhale</i>	
Fine-Tuning Surrogate Gradient Learning for Optimal Hardware Performance in Spiking Neural Networks	1219
<i>Ilkin Aliyev, Tosiron Adegbija</i>	
ClassONN: Classification with Oscillatory Neural Networks Using the Kuramoto Model	1221
<i>Filip Sabo, Aida Todri-Sanial</i>	
Fluid Dynamic DNNs for Reliable and Adaptive Distributed Inference on Edge Devices	1223
<i>Lei Xun, Mingyu Hu, Hengrui Zhao, Amit Kumar Singh, Jonathon Hare, Geoff V. Merrett</i>	
PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators	1225
<i>Xinyu Wang, Xiaotian Sun, Yinhe Han, Xiaoming Chen</i>	
CiMComp: An Energy Efficient Compute-In-Memory Based Comparator for Convolutional Neural Networks	1227
<i>Kavitha S, Binsu J Kailath, B. S. Reniwal</i>	
A Sound and Complete Algorithm to Identify Independent Variables in a Reactive System Specification.....	1229
<i>Josu Oca, Montserrat Hermo, Alexander Bolotov</i>	
Late Breaking Results: Iterative Design Automation for Train Control with Hybrid Train Detection	1231
<i>Stefan Engels, Robert Wille</i>	

Towards an Embedded System for Failure Diagnosis in Drones Using AI and SAC-DM on FPGA..... 1233
Rafael Batista, Matthias Nickel, Alexander Lehnert, Sergio Pertuz, Marc Reichenbach, Diana Goehringer, Alisson Brito

Environmental Microchanges in WiFi Sensing 1235
Cristian Turetta, Philipp H. Kindt, Alejandro Masrur, Samarjit Chakraborty, Graziano Pravadelli, Florenc Demrozi

LOGICAL AND PHYSICAL ANALYSIS AND DESIGN

Scalable Logic Rewriting Using Don't Cares 1237
Alessandro Tempia Calvino, Giovanni De Micheli

A Semi-Tensor Product Based Circuit Simulation for SAT-sweeping 1243
Hongyang Pan, Ruibing Zhang, Yinshui Xia, Lunyao Wang, Fan Yang, Xuan Zeng, Zhufei Chu

BESWAC: Boosting Exact Synthesis Via Wiser SAT Solver Call 1249
Sunan Zou, Jiayi Zhang, Bizhao Shi, Guojie Luo

CBTune: Contextual Bandit Tuning for Logic Synthesis 1255
Fangzhou Liu, Zehua Pei, Ziyang Yu, Haisheng Zheng, Zhuolun He, Tinghuan Chen, Bei Yu

Fast IR-Drop Prediction of Analog Circuits Using Recurrent Synchronized GCN and Y-Net Model 1261
Seunggyu Lee, Daijoon Hyun, Younggwang Jung, Gangmin Cho, Youngsoo Shin

Standard Cells Do Matter: Uncovering Hidden Connections for High-Quality Macro Placement 1267
Xiaotian Zhao, Tianju Wang, Run Jiao, Xinfei Guo

Electrostatics-Based Analytical Global Placement for Timing Optimization 1273
Zhifeng Lin, Min Wei, Yilu Chen, Peng Zou, Jianli Chen, Yao-Wen Chang

Improvement of Mixed Track - Height Standard-Cell Placement 1279
Andrew B. Kahng, Seokhyeong Kang, Minhyuk Kweon

BoolGebra: Attributed Graph-Learning for Boolean Algebraic Manipulation 1285
Yingjie Li, Anthony Agnesina, Yanqing Zhang, Haoxing Ren, Cunxi Yu

An Efficient Logic Operation Scheduler for Minimizing Memory Footprint of In-Memory SIMD Computation 1287
Xingyue Qian, Zhezhi He, Weikang Qian

LOW-POWER AND ENERGY-EFFICIENT DESIGN

Algorithm-Hardware Co-Design for Energy-Efficient A/D Conversion in ReRAM-Based Accelerators 1289
Chenguang Zhang, Zhihang Yuan, Xingchen Li, Guangyu Sun

An Efficient Asynchronous Circuits Design Flow with Backward Delay Propagation Constraint 1295
Lingfeng Zhou, Shanlin Xiao, Huiyao Wang, Jinghai Wang, Zeyang Xu, Bohan Wang, Zhiyi Yu

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors 1301
Alessandro Ottaviano, Robert Balas, Philippe Sauter, Manuel Eggimann, Luca Benini

Attention-Based EDA Tool Parameter Explorer: from Hybrid Parameters to Multi-QoR Metrics	1307
<i>Donger Luo, Qi Sun, Qi Xu, Tinghuan Chen, Hao Geng</i>	
Parallel Multi-Objective Bayesian Optimization Framework for CGRA Microarchitecture.....	1313
<i>Bing Li, Wendi Sun, Xiaobing Ni, Kaixuan He, Qi Xu, Song Chen, Yi Kang</i>	
Efficient Spectral-Aware Power Supply Noise Analysis for Low-Power Design Verification	1319
<i>Yinuo Bai, Xiaoyu Yang, Yicheng Lu, Dan Niu, Cheng Zhuo, Zhou Jin, Weifeng Liu</i>	
Compact Powers-Of-Two: An Efficient Non-Uniform Quantization for Deep Neural Networks	1325
<i>Xinkuang Geng, Siting Liu, Jianfei Jiang, Kai Jiang, Honglan Jiang</i>	
TreeGRNG: Binary Tree Gaussian Random Number Generator for Efficient Probabilistic AI Hardware	1331
<i>Jonas Crols, Guilherme Paim, Shirui Zhao, Marian Verhelst</i>	
DACO: Pursuing Ultra-Low Power Consumption Via DNN-Adaptive CPU-GPU CO-optimization on Mobile Devices.....	1337
<i>Yushu Wu, Chao Wu, Geng Yuan, Yanyu Li, Weichao Guo, Jing Rao, Xipeng Shen, Bin Ren, Yanzhi Wang</i>	
LESS: Low-Power Energy-Efficient Subgraph Isomorphism on FPGA	1339
<i>Roberto Bosio, Giovanni Brignone, Filippo Minnella, M. Usman Jamal, Luciano Lavagno</i>	

MICROARCHITECTURAL AND SIDE-CHANNEL-BASED ATTACKS AND COUNTERMEASURES

Flush+earlyRELOAD: Covert Channels Attack on Shared LLC Using MSHR Merging	1341
<i>Aditya S. Gangwar, Prathamesh N. Tanksale, Shirshendu Das, Sudeepta Mishra</i>	
Prime+Reset: Introducing a Novel Cross-World Covert-Channel Through Comprehensive Security Analysis on ARM TrustZone	1347
<i>Yun Chen, Arash Pashrashid, Yongzheng Wu, Trevor E. Carlson</i>	
Statistical Profiling of Micro-Architectural Traces and Machine Learning for Spectre Detection: A Systematic Evaluation	1353
<i>Mai Al-Zu'Bi, Georg Weissenbacher</i>	
Three Sidekicks to Support Spectre Countermeasures	1359
<i>Markus Krausz, Jan Philipp Thoma, Florian Stolz, Marc Fyrbiak, Tim Güneysu</i>	
Detecting Backdoor Attacks in Black-Box Neural Networks Through Hardware Performance Counters	1365
<i>Manaar Alam, Yue Wang, Michail Maniatakos</i>	
Can Machine Learn Pipeline Leakage?	1371
<i>Omid Bazangani, Parisa Amiri Eliasi, Stjepan Picek, Lejla Batina</i>	
A Deep- Learning Technique to Locate Cryptographic Operations in Side-Channel Traces.....	1377
<i>Giuseppe Chiari, Davide Galli, Francesco Lattari, Matteo Matteucci, Davide Zoni</i>	
IMCE: An In-Memory Computing and Encrypting Hardware Architecture for Robust Edge Security.....	1383
<i>Hanyong Shao, Boyi Fu, Jinghao Yang, Wenpu Luo, Chang Su, Zhiyuan Fu, Kechao Tang, Ru Huang</i>	

Demonstrating Post-Quantum Remote Attestation for RISC-V Devices 1389
Maximilian Barger, Marco Brohet, Francesco Regazzoni

Circumventing Restrictions in Commercial High-Level Synthesis Tools 1391
Benjamin Carrion Schafer, Chaitali G. Sathe

MODELING AND MITIGATION OF DEFECTS, FAULTS, VARIABILITY, AND RELIABILITY

LaVA: An Effective Layer Variation Aware Bad Block Management for 3D CT NAND Flash 1393
Shuhan Bai, You Zhou, Fei Wu, Changsheng Xie, Tei-Wei Kuo, Chun Jason Xue

Learning Assisted Post-Manufacture Testing and Tuning of RRAM-Based DNNs for Yield Recovery 1399
Kwondo Ma, Anurup Saha, Chandramouli Amarnath, Abhijit Chatterjee

A Graph-Learning-Driven Prediction Method for Combined Electromigration and Thermomigration Stress on Multi-Segment Interconnects 1405
Yunfan Zuo, Yuyang Ye, Hongchao Zhang, Tinghuan Chen, Hao Yan, Longxing Shi

PaLM: Point Cloud and Large Pre-Trained Model Catch Mixed-Type Wafer Defect Pattern Recognition 1411
Hongquan He, Guowen Kuang, Qi Sun, Hao Geng

Derailed: Arbitrarily Controlling DNN Outputs with Targeted Fault Injection Attacks 1417
Jhon Ordoñez, Chengmo Yang

IoT-GRAF: IoT Graph Learning-Based Anomaly and Intrusion Detection Through Multi-Modal Data Fusion 1423
Rozhin Yasaei, Yasamin Moghaddas, Mohammad Abdullah Al Faruque

Alleviating Barren Plateaus in Parameterized Quantum Machine Learning Circuits: Investigating Advanced Parameter Initialization Strategies 1429
Muhammad Kashif, Muhammad Rashid, Saif Al-Kuwari, Muhammad Shafique

FARe: Fault-Aware GNN Training on ReRAM-Based PIM Accelerators 1435
Pratyush Dhingra, Chukwufumnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Ananth Kalyanaraman, Partha Pratim Pande

Towards SEU Fault Propagation Prediction with Spatio-Temporal Graph Convolutional Networks 1441
Li Lu, Junchao Chen, Markus Ulbricht, Milos Krstic

Fast Estimation for Electromigration Nucleation Time Based on Random Activation Energy Model 1443
Jingyu Jia, Jianwang Zhai, Kang Zhao

Out-Of-Distribution Detection Using Power-Side Channels for Improving Functional Safety of Neural Network FPGA Accelerators 1445
Vincent Meyers, Dennis Gnad, Mehdi Tahoori

MULTI-PARTNER PROJECTS

- EMDRIVE Architecture: Embedded Distributed Computing and Diagnostics from Sensor to Edge 1447
Patrick Schmidt, Iuliia Topko, Matthias Stammner, Tanja Harbaum, Juergen Becker, Rico Berner, Omar Ahmed, Jakub Jagielski, Thomas Seidler, Markus Abel, Marius Kreutzer, Maximilian Kirschner, Victor Pazmino Betancourt, Robin Sehm, Lukas Groth, Andrija Neskovic, Rolf Meyer, Saleh Mulhem, Mladen Berekovic, Matthias Probst, Manuel Brosch, Georg Sigl, Thomas Wild, Matthias Ernst, Andreas Herkersdorf, Florian Aigner, Stefan Hommes, Sebastian Lauer, Maximilian Seidler, Thomas Raste, Gasper Skvarc Bozic, Ibai Irigoyen Ceberio, Muhammad Hassan, Albrecht Mayer
- Evaluating an Open-Source Hardware Approach from HDL to GDS for a Security Chip Design - A Review of the Final Stage of Project HEP..... 1453
Tim Henkes, Steffen Reith, Marc Stöttinger, Norbert Herfurth, Goran Panic, Julian Wälde, Fabian Buschkowski, Pascal Sasdrich, Christoph Lüth, Milan Funck, Tuba Kiyan, Arnd Weber, Detlef Boeck, René Rathfelder, Torsten Grawunder
- FVLLMONTI: The 3D Neural Network Compute Cube N₂C₂ Concept for Efficient Transformer Architectures Towards Speech-To-Speech Translation 1459
Ian O'Connor, Sara Manna, Alberto Bosio, Bastien Deveautour, Damien Deleruyelle, Tetiana Obukhova, Cédric Marchand, Jens Trommer, Cigdem Cakirlar, Bruno Neckel Wesling, Thomas Mikolajick, Oskar Baumgartner, Mischa Thesberg, David Pirker, Christoph Lenz, Zlatan Stanojevic, Markus Karner, Guilhem Larrieu, Sylvain Pelloquin, Konstantinos Moustakas, Jonas Muller, Giovanni Ansaloni, Alireza Amirshahi, David Atienza, Jean-Luc Rouas, Leila Ben Letajfa, Georgeta Bordeall, Charles Brazier, Chhandak Mukherjee, Marina Deng, Yifan Wang, Marc Francois, Houssein Rezgui, Reveil Lucas, Cristell Maneux
- A Scalable RISC-V Hardware Platform for Intelligent Sensor Processing 1465
Paul Palomero Bernardo, Patrick Schmidt, Oliver Bringmann, Mohammed Ifiekhar, Babak Sadiye, Wolfgang Mueller, Andreas Koch, Eyck Jentsch, Axel Sauer, Ingo Feldner, Wolfgang Ecker
- NeuSpin: Design of a Reliable Edge Neuromorphic System Based on Spintronics for Green AI 1470
Soyed Tuhin Ahmed, Kamal Danouchi, Guillaume Prenat, Lorena Anghel, Mehdi B. Tahoori
- Autonomous Realization of Safety- and Time-Critical Embedded Artificial Intelligence 1476
Joakim Lindén, Andreas Ermedahl, Hans Salomonsson, Masoud Daneshalab, Björn Forsberg, Paris Carbone
- AMBEATion: Analog Mixed-Signal Back-End Design Automation with Machine Learning and Artificial Intelligence Techniques..... 1480
Giulia Elena Aliffi, Joao Baixinho, Dalibor Barri, Francesco Daghero, Nicola Di Carolo, Gabriele Faraone, Michelangelo Grosso, Daniele Jahier Pagliari, Jiri Jakovenko, Vladimír Janíček, Dario Licastro, Vazgen Melikyan, Matteo Rizzo, Vittorio Romano, Eugenio Serianni, Martin Štastný, Patrik Vacula, Giorgia Vitanza, Chen Xie
- Design Automation for Cyber-Physical Production Systems: Lessons Learned from the DeFacto Project..... 1486
Michele Lora, Sebastiano Gaiardelli, Chanwook Oh, Stefano Spellini, Pierluigi Nuzzo, Franco Fummi
- Formal Methods for High Integrity GPU Software Development and Verification 1492
Dimitris Aspetakis, Leonidas Kosmidis, Matina Maria Trompouki, Jose Ruiz, Gabor Marosy

The METASAT Model-Based Engineering Workflow and Digital Twin Concept	1498
<i>Alejandro J. Calderón, Irune Yarza, Stefano Sinisi, Lorenzo Lazzara, Valerio Di Valerio, Giulia Stazi, Leonidas Kosmidis, Matina M. Trompouki, Alessandro Ulisse, Aitor Amonarriz, Peio Onaindia</i>	
An AI-Enabled Framework for Smart Semiconductor Manufacturing	1504
<i>Khaled Sidahmed Sidahmed Alamin, Davide Appello, Alessandro Beghi, Nicola Dall'Ora, Fabio Depaoli, Santa Di Cataldo, Franco Fummi, Sebastiano Gaiardelli, Michele Lora, Enrico Macii, Alessio Mascolini, Daniele Pagano, Francesco Ponzio, Gian Antonio Susto, Sara Vinco</i>	
Design Automation for Quantum Computing: Intermediate Stage Report of the ERC Consolidator Grant “DAQC”	1510
<i>Robert Wille</i>	
KIHT: Kaligo-Based Intelligent Handwriting Teacher	1516
<i>Tanja Harbaum, Alexey Serdyuk, Fabian Kreß, Tim Hamann, Jens Barth, Peter Kämpf, Florent Imbert, Yann Soullard, Romain Tavenard, Eric Anquetil, Jessica Delahaie</i>	
UNCOVER: Data-Driven Design Support Through Continuous Monitoring of Security Incidents	1522
<i>Matthias Stammler, Julian Lorenz, Eric Sax, Jürgen Becker, Matthias Hamann, Patrick Bidingger, Andreas Dewald, Paraskevi Georgouti, Alexios Camarinopoulos, Günter Becker, Klaus Finsterbusch, Maximilian Kirschner, Laurenz Adolph, Carl Philipp Hohl, Maria Rill, Daniel Vonderau, Victor Pazmino Betancourt</i>	
XANDAR: An X-By-Construction Framework for Safety, Security, and Real-Time Behavior of Embedded Software Systems	1528
<i>Tobias Dörr, Florian Schade, Juergen Becker, Georgios Keramidas, Nikos Petrellis, Vasilios Kelefouras, Michail Mavropoulos, Konstantinos Antonopoulos, Christos P. Antonopoulos, Nikolaos Voros, Alexander Ahlbrecht, Wanja Zaeske, Vincent Janson, Phillip Nöldeke, Umut Durak, Christos Panagiotou, Dimitris Karadimas, Nico Adler, Clemens Reichmann, Andreas Sailer, Raphael Weber, Thomas Wilhelm, Wolfgang Gabler, Katrin Weiden, Xavier Anzuela Recasens, Sakir Sezer, Fahad Siddiqui, Raftullah Khan, Kieran McLaughlin, Sena Yengec Tasdemir, Balmukund Sonigara, Henry Hui, Esther Soriano Viguer, Aridane Alvarez Suarez, Vicente Nicolau Gallego, Manuel Muñoz Alcobendas, Miguel Masmano Tello</i>	
Auto-Tuning Multi-GPU High-Fidelity Numerical Simulations for Urban Air Mobility	1534
<i>Konstantina Koliogeorgi, George Anagnostopoulos, Gerardo Zampino, Marcial Sanchis, Ricardo Vinuesa, Sotirios Xydis</i>	
A System Development Kit for Big Data Applications on FPGA-Based Clusters: The EVEREST Approach	1540
<i>Christian Pilato, Subhadeep Banik, Jakub Beránek, Fabien Brocheton, Jeronimo Castrillon, Riccardo Cevasco, Radim Cmar, Serena Curzel, Fabrizio Ferrandi, Karl F. A. Friebel, Antonella Galizia, Matteo Grasso, Paulo Silva, Jan Martinovic, Gianluca Palermo, Michele Paolino, Andrea Parodi, Antonio Parodi, Fabio Pintus, Raphael Polig, David Poulet, Francesco Regazzoni, Burkhard Ringlein, Roberto Rocco, Katerina Slaninova, Tom Slooff, Stephanie Soldavini, Felix Suchert, Mattia Tibaldi, Beat Weiss, Christoph Hagleitner</i>	
Security Layers and Related Services Within the Horizon Europe NEUROPULS Project	1546
<i>Fabio Pavanello, Cedric Marchand, Paul Jimenez, Xavier Letartre, Ricardo Chaves, Niccolò Marastoni, Alberto Lovato, Mariano Ceccato, George Papadimitriou, Vasileios Karakostas, Dimitris Gizopoulos, Roberta Bardini, Tzamn Melendez Carmona, Stefano Di Carlo, Alessandro Savino, Laurence Lerch, Ulrich Ruhrmair, Sergio Vinagretero Gutiérrez, Giorgio Di Natale, Elena Ioana Vatajelu</i>	

SECURED for Health: Scaling Up Privacy to Enable the Integration of the European Health Data Space	1552
<i>Francesco Regazzoni, Gergely Acs, Albert Zoltan Aszalos, Christos Avgerinos, Nikolaos Bakalos, Josep Ll. Berral, Joppe W. Bos, Marco Brohet, Andrés G. Castillo Sanz, Gareth T. Davies, Stefanos Florescu, Pierre-Elisée Flory, Alberto Gutierrez-Torre, Evangelos Haleplidis, Alice Héliou, Sotirios Ioannidis, Alexander Islam El-Kady, Katarzyna Kapusta, Konstantina Karagianni, Pieter Kruizinga, Kyrian Maat, Zoltán Ádám Mann, Kalliopi Mastoraki, Seojeong Moon, Maja Nisevic, Balázs Pejó, Kostas Papagiannopoulos, Vassilis Paliuras, Paolo Palmieri, Francesca Palumbo, Juan Carlos Perez Baun, Peter Pollner, Eduard Porta-Pardo, Luca Pulina, Muhammad Ali Siddiqi, Daniela Spajic, Christos Strydis, Georgios Tasopoulos, Vincent Thouvenot, Christos Tselios, Apostolos P. Fournaris</i>	

PHYSICAL ANALYSIS AND DESIGN

CTRL-B: Back-End-Of-Line Configuration Pathfinding Using Cross-Technology Transferable Reinforcement Learning	1556
<i>Sung-Yun Lee, Kyungjun Min, Seokhyeong Kang</i>	
A Deep-Learning-Based Statistical Timing Prediction Method for Sub-16nm Technologies	1562
<i>Jiajie Xu, Leilei Jin, Wenjie Fu, Longxing Shi</i>	
Standard Cell Layout Generator Amenable to Design Technology Co-Optimization in Advanced Process Nodes.....	1568
<i>Handong Cho, Hyunbae Seo, Sehyeon Chung, Kyu-Myung Choi, Taewhan Kim</i>	
BOXGB: Design Parameter Optimization with Systematic Integration of Bayesian Optimization and XGBoost	1574
<i>Chanhee Jeon, Doyeon Won, Jaewan Yang, Kyu-Myung Choi, Taewhan Kim</i>	
Miracle: Multi-Action Reinforcement Learning-Based Chip Floorplanning Reasoner.....	1580
<i>Bo Yang, Qi Xu, Hao Geng, Song Chen, Yi Kang</i>	
Circuits Physics Constrained Predictor of Static IR Drop with Limited Data	1586
<i>Yuan Meng, Ruiyu Lyu, Zhaori Bi, Changhao Yan, Fan Yang, Wenchuang Hu, Dian Zhou, Xuan Zeng</i>	
Reinforcement Learning-Based Optimization of Back-Side Power Delivery Networks in VLSI Design for IR -Drop Reduction	1592
<i>Seungmin Woo, Hyunsoo Lee, Yunjeong Shin, Minseok Han, Yunjeong Go, Jongbeom Kim, Hyundong Lee, Hyunwoo Kim, Taigon Song</i>	
Learning Circuit Placement Techniques Through Reinforcement Learning with Adaptive Rewards	1598
<i>Luke Vassallo, Josef Bajada</i>	
Training Better CNN Models for 3-D Capacitance Extraction with Neural Architecture Search	1604
<i>Haoyuan Li, Dingcheng Yang, Wenjian Yu</i>	
RLPlanner: Reinforcement Learning Based Floorplanning for Chiplets with Fast Thermal Analysis	1606
<i>Yuan Yuan Duan, Xingchen Liu, Zhiping Yu, Hanming Wu, Leilai Shao, Xiaolei Zhu</i>	
Learning to Floorplan Like Human Experts Via Reinforcement Learning.....	1608
<i>Binjie Yan, Lin Xu, Zefang Yu, Mingye Xie, Wei Ran, Jingsheng Gao, Yuzhuo Fu, Ting Liu</i>	

POWER-EFFICIENT AND SUSTAINABLE COMPUTING

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication	1610
<i>Matteo Perotti, Yichao Zhang, Matheus Cavalcante, Enis Mustafa, Luca Benini</i>	
DIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems.....	1616
<i>Sepehr Tabrizchi, Shaahin Angizi, Arman Roohi</i>	
A Multi-Bit Near-RRAM Based Computing Macro with Highly Computing Parallelism for CNN Application	1622
<i>Kuan-Chih Lin, Hao Zuo, Hsiang-Yu Wang, Yuan-Ping Huang, Ci-Hao Wu, Yan-Cheng Guo, Shyh-Jye Jou, Tuo-Hung Hou, Tian-Sheuan Chang</i>	
Fast Parameter Optimization of Delayed Feedback Reservoir with Backpropagation and Gradient Descent	1628
<i>Sosei Ikeda, Hiromitsu Awano, Takashi Sato</i>	
On-Sensor Printed Machine Learning Classification Via Bespoke ADC and Decision Tree Co-Design.....	1634
<i>Giorgos Armeniakos, Paula L. Duarte, Priyanjana Pal, Georgios Zervakis, Mehdi B. Tahoori, Dimitrios Soudris</i>	
H3DFact: Heterogeneous 3D Integrated CIM for Factorization with Holographic Perceptual Representations	1640
<i>Zishen Wan, Che-Kai Liu, Mohamed Ibrahim, Hanchen Yang, Samuel Spetalnick, Tushar Krishna, Arijit Raychowdhury</i>	
A Hardware Accelerated Autoencoder for RF Communication Using Short-Time-Fourier-Transform Assisted Convolutional Neural Network.....	1646
<i>Kuchul Jung, Jongseok Woo, Saibal Mukhopadhyay</i>	
Model-Driven Feature Engineering for Data-Driven Battery SOH Model	1652
<i>Khaled Alamin, Daniele Jahier Pagliari, Yukai Chen, Enrico Macii, Sara Vinco, Massimo Poncino</i>	
Search-In-Memory (SiM): Conducting Data-Bound Computations on Flash Chip for Enhanced Efficiency	1658
<i>Yun-Chih Chen, Yuan-Hao Chang, Tei-Wei Kuo</i>	
High-Performance Feature Extraction for GPU -Accelerated ORB-SLAMx.....	1660
<i>Filippo Muzzini, Nicola Capodieci, Roberto Cavicchioli, Benjamin Rouxel</i>	

RECONFIGURABLE SYSTEMS

Auto WS: Automate Weights Streaming in Layer-Wise Pipelined DNN Accelerators	1662
<i>Zhewen Yu, Christos-Savvas Bouganis</i>	
FlexForge: Efficient Reconfigurable Cloud Acceleration Via Peripheral Resource Disaggregation.....	1668
<i>Se-Min Lim, Sang-Woo Jun</i>	
WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on ACAP.....	1674
<i>Tuo Dai, Bizhao Shi, Guojie Luo</i>	

Optimizing Imperfectly-Nested Loop Mapping on CGRAs Via Polyhedral-Guided Flattening	1680
<i>Xingyu Mo, Yawen Li, Dajiang Liu</i>	
An Efficient Hypergraph Partitioner Under Inter - Block Interconnection Constraints	1686
<i>Benzheng Li, Hailong You, Shunyang Bi, Yuming Zhang</i>	
REDCAP: Reconfigurable RFET-Based Circuits Against Power Side-Channel Attacks	1692
<i>Nima Kavand, Armin Darjani, Giulio Galderisi, Jens Trommer, Thomas Mikolajick, Akash Kumar</i>	
Reconfigurable Frequency Multipliers Based on Complementary Ferroelectric Transistors	1698
<i>Haotian Xu, Jianyi Yang, Cheng Zhuo, Thomas Kämpfe, Kai Ni, Xunzhao Yin</i>	
FeReX: A Reconfigurable Design of Multi-Bit Ferroelectric Compute-in-Memory for Nearest Neighbor Search	1704
<i>Zhicheng Xu, Che-Kai Liu, Chao Li, Ruibin Mao, Jianyi Yang, Thomas Kämpfe, Mohsen Imani, Can Li, Cheng Zhuo, Xunzhao Yin</i>	
A Framework for Designing Scalable Gaussian Belief Propagation Accelerators for Use in SLAM	1710
<i>Omar Sharif, Christos-Savvas Bouganis</i>	

SPECIAL DAY ON RESPONSIBLE AND ROBUST AI LUNCHTIME KEYNOTE

Responsible Artificial Intelligence Systems: from Trustworthiness to Governance.....	1712
<i>Franccisco Herrera</i>	

SPECIAL DAY ON SUSTAINABLE COMPUTING LUNCHTIME KEYNOTE

Data Center Demand Response for Sustainable Computing: Myth Or Opportunity?	1714
<i>Ayse K. Coskun, Fatih Acun, Quentin Clark, Can Hankendi, Daniel C. Wilson</i>	

SYSTEM SIMULATION, VALIDATION AND VERIFICATION

EvilCS: An Evaluation of Information Leakage Through Context Switching on Security Enclaves	1716
<i>Aruna Jayasena, Richard Bachmann, Prabhat Mishra</i>	
Heterogeneous Static Timing Analysis with Advanced Delay Calculator	1722
<i>Zizheng Guo, Tsung-Wei Huang, Zhou Jin, Cheng Zhuo, Yibo Lin, Runsheng Wang, Ru Huang</i>	
TSA-TICER: A Two-Stage TICER Acceleration Framework for Model Order Reduction.....	1728
<i>Pengju Chen, Dan Niu, Zhou Jin, Changyin Sun, Qi Li, Hao Yan</i>	
A RISC-V “V” VP: Unlocking Vector Processing for Evaluation at the System Level	1734
<i>Manfred Schlägl, Moritz Stockinger, Daniel Große</i>	
ARTmine: Automatic Association Rule Mining with Temporal Behavior for Hardware Verification	1740
<i>Mohammad Reza Heidari Iman, Gert Jervan, Tara Ghasempouri</i>	
MSH: A Multi-Stage HiZ-Aware Homotopy Framework for Nonlinear DC Analysis.....	1746
<i>Zhou Jin, Tian Feng, Xiao Wu, Dan Niu, Zhenya Zhou, Cheng Zhuo</i>	
Selfie5: An Autonomous, Self-Contained Verification Approach for High-Throughput Random Testing of Programmable Processors.....	1752
<i>Yehuda Kra, Naama Kra, Adam Teman</i>	

ISPT-Net: A Novel Transient Backward-Stepping Reduction Policy by Irregular Sequential Prediction Transformer.....	1758
<i>Yichao Dong, Dan Niu, Zhou Jin, Chuan Zhang, Changyin Sun, Zhenya Zhou</i>	
VeriBug: An Attention-Based Framework for Bug Localization in Hardware Designs	1764
<i>Giuseppe Stracquadanio, Sourav Medya, Stefano Quer, Debjit Pal</i>	
An Endeavor to Industrialize Hardware Fuzzing: Automating NoC Verification in UVM	1766
<i>Ruiyang Ma, Huatao Zhao, Jiayi Huang, Shijian Zhang, Guojie Luo</i>	

SYSTEM-LEVEL DESIGN METHODOLOGIES AND HIGH-LEVEL SYNTHESIS

PIMLC: Logic Compiler for Bit-Serial Based PIM.....	1768
<i>Chenyu Tang, Chen Nie, Weikang Qian, Zhezhi He</i>	
PIMSYN: Synthesizing Processing-In-Memory CNN Accelerators	1774
<i>Wanqian Li, Xiaotian Sun, Xinyu Wang, Lei Wang, Yinhe Han, Xiaoming Chen</i>	
MATADOR: Automated System-On-Chip Tsetlin Machine Design Generation for Edge Applications.....	1780
<i>Tousif Rahman, Gang Mao, Sidharth Maheshwari, Rishad Shafik, Alex Yakovlev</i>	
Subgraph Extraction-Based Feedback-Guided Iterative Scheduling for HLS.....	1786
<i>Hanchen Ye, David Z. Pan, Chris Leary, Deming Chen, Xiaoqing Xu</i>	
Hierarchical Source-To-Post-Route QoR Prediction in High-Level Synthesis with GNNs	1792
<i>Mingzhe Gao, Jieru Zhao, Zhe Lin, Minyi Guo</i>	
CASCO: Cascaded Co-Optimization for Holistic Neural Network Acceleration	1798
<i>Bahador Rashidi, Shan Lu, Kiarash Aghakasiri, Chao Gao, Fred Xuefei Han, Zhisheng Wang, Laiyuan Gong, Fengyu Sun</i>	
BusyMap, an Efficient Data Structure to Observe Interconnect Contention in SystemC TLM-2.0	1804
<i>Emad M. Arasteh, Vivek Govindasamy, Rainer Dömer</i>	
SenseDSE: Sensitivity-Based Performance Evaluation for Design Space Exploration of Microarchitecture	1810
<i>Zheng Wu, Xiaoling Yi, Li Shang, Fan Yang</i>	
Microprocessor Design Space Exploration Via Space Partitioning and Bayesian Optimization.....	1816
<i>Zijun Jiang, Yangdi Lyu</i>	
DeepSeq: Deep Sequential Circuit Learning	1818
<i>Sadaf Khan, Zhengyuan Shi, Min Li, Qiang Xu</i>	

TEST GENERATION, TEST ARCHITECTURES, DESIGN FOR TEST, AND DIAGNOSIS

Gradient Boosting-Accelerated Evolution for Multiple-Fault Diagnosis	1820
<i>Hongfei Wang, Chenliang Luo, Deqing Zou, Hai Jin, Wenjie Cai</i>	
A Novel March Test Algorithm for Testing 8T SRAM-Based IMC Architectures	1826
<i>Lila Ammoura, Marie-Lise Flottes, Patrick Girard, Jean-Philippe Noel, Arnaud Virazel</i>	

Reliable Interval Prediction of Minimum Operating Voltage Based on On-Chip Monitors Via Conformalized Quantile Regression.....	1832
<i>Yuxuan Yin, Xiaoxiao Wang, Rebecca Chen, Chen He, Peng Li</i>	
PA-2SBF: Pattern-Adaptive Two-Stage Bloom Filter for Run-Time Memory Diagnostic Data Compression in Automotive SoCs.....	1838
<i>Sunyoung Park, Hyunji Kim, Hana Kim, Ji-Hoon Kim</i>	
Device-Aware Diagnosis for Yield Learning in RRAMs	1844
<i>Hanzhi Xun, Moritz Fieback, Sicong Yuan, Hassen Aziza, Mottaqiallah Taouil, Said Hamdioui</i>	
Testing Algorithms for Hard to Detect Thermal Crosstalk Induced Write Disturb Faults in Phase Change Memories.....	1850
<i>Spyridon Spyridonos, Yiorgos Tsiatouhas</i>	
On Gate Flip Errors in Computing-In-Memory.....	1856
<i>Zamshed I. Chowdhury, Hüsrev Cilasun, Salonik Resch, Masoud Zabihi, Yang Lv, Brandon Zink, Jian-Ping Wang, Sachin S. Sapatnekar, Ulya R. Karpuzcu</i>	
Guided Fault Injection Strategy for Rapid Critical Bit Detection in Radiation-Prone SRAM-FPGA.....	1862
<i>Trishna Rajkumar, Johnny Öberg</i>	
In-Field Detection of Small Delay Defects and Runtime Degradation Using On-Chip Sensors.....	1868
<i>S. Maryam Ghasemi, Sergej Meschkov, Jonas Krautter, Dennis R. E. Gnad, Mehdi B. Tahoori</i>	

VERIFIED REAL-TIME SYSTEMS

Fault-Tolerant Cyclic Queuing and Forwarding in Time-Sensitive Networking.....	1870
<i>Liwei Zhang, Tong Zhang, Wenxue Wu, Xiaoqin Feng, Guoxi Lin, Fengyuan Ren</i>	
Hardware-Assisted Control-Flow Integrity Enhancement for IoT Devices	1876
<i>Weiyi Wang, Lang Feng, Zhiguo Shi, Cheng Zhuo, Jiming Chen</i>	
PP-HDC: A Privacy-Preserving Inference Framework for Hyperdimensional Computing.....	1882
<i>Ruixuan Wang, Wengying Wen, Kyle Juretus, Xun Jiao</i>	
Shared Cache Analysis Under Preemptive Scheduling	1888
<i>Thilo L. Fischer, Heiko Falk</i>	
Shared Data Kills Real-Time Cache Analysis. How to Resurrect It?.....	1894
<i>Safin Bayes, Mohamed Hossam, Mohamed Hassan</i>	
Optimal Fixed Priority Scheduling in Multi-Stage Multi-Resource Distributed Real-Time Systems	1900
<i>Niraj Kumar, Chuanchao Gao, Arvind Easwaran</i>	
Real-Time Multi-Person Identification and Tracking Via HPE and IMU Data Fusion	1906
<i>Mirco De Marchi, Cristian Turetta, Graziano Pravadelli, Nicola Bombieri</i>	
AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs	1912
<i>Thomas Benz, Alessandro Ottaviano, Robert Balas, Angelo Garofalo, Francesco Restuccia, Alessandro Biondi, Luca Benini</i>	
SGPRS: Seamless GPU Partitioning Real-Time Scheduler for Periodic Deep Learning Workloads.....	1918
<i>Amir Fakhim Babaei, Thidapat Chantem</i>	

Lightweight and Predictable Memory Virtualization on Medium-Size Microcontrollers 1920
Stefano Mercogliano, Daniele Ottaviano, Alessandro Cilardo, Marcello Cinque

Motivating the Use of Machine-Learning for Improving Timing Behaviour of Embedded Mixed-Criticality Systems 1922
Vikash Kumar, Behnaz Ranjbar, Akash Kumar

Author Index