

2024 Conference of Science and Technology for Integrated Circuits (CSTIC 2024)

**Shanghai, China
17-18 March 2024**



**IEEE Catalog Number: CFP2460Y-POD
ISBN: 979-8-3503-6220-6**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2460Y-POD
ISBN (Print-On-Demand):	979-8-3503-6220-6
ISBN (Online):	979-8-3503-6219-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Preface

Chapter I - Device Engineering and Memory Technology

Multifunctional RRAM Chip with Configurability for Sparsity-Aware In-Memory Isng Machine (1-33)	1
Wenshuo Yue ¹ , Zhaokun Jing ¹ , Bonan Yan ^{1,3} , Yaoyu Tao ³ , Teng Zhang ¹ , Ru Huang ¹ and Yuchao Yang ^{1,2,3,4}	
¹ <i>Beijing Advanced Innovation Center for Integrated Circuit, School of Integrated Circuits, Peking University, Beijing, China</i>	
² <i>School of Electronic and Computer Engineering, Peking University, Shenzhen, China</i>	
³ <i>Center for Brain Inspired Chips, Institute for Artificial Intelligence, Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China</i>	
⁴ <i>Center for Brain Inspired Intelligence, Chinese Institute for Brain Research (CIBR), Beijing, China</i>	
Method of Scalable Polysilicon Resistor by Adjusting Shielding Metal in CMOS Process (1-19)	4
Hun Jin Lee and Hyeon Cheol Kim	
<i>Process Development X-FAB Sarawak Sdn. Bhd., Kuching, Sarawak, Malaysia</i>	
A 110nm BCD-On-Soi Technology Offering Best-In-Class Nonvolatile Memory IP for Automotive Application (1-15)	7
Chee Boon Jiew ¹ , Andrey Hudryyev ² , Marco Sommer ² , Alexander Gittel ² , Joerg Mache ² , Dagmar Kirsten ² , Steffen Thiem ³ , Pascal Louis ⁴ , Francis Domart ⁴ and Noelia Devesa-Canicoba ⁴	
¹ <i>X-FAB Sarawak Sdn. Bhd., Malaysia</i>	
² <i>X-FAB Global Services GmbH, Erfurt, Germany</i>	
³ <i>X-FAB Dresden GmbH & Co. KG, Germany</i>	
⁴ <i>X-FAB France SAS, France</i>	
Analog Device Engineering and Enhancement in 0.18μm BCD-on-SOI Technology Platform (1-14)	10
Sim Poh Ching, Siti Aisah Binti Mohd Salleh, Madelyn Liew Chai Ling and Yang Hao	
<i>X-FAB Sarawak Sdn. Bhd., Kuching, Sarawak, Malaysia</i>	
Inflection Points in CFET Scaling: Impact of DTCO Boosters (1-13)	13
Dmitry Yakimets ¹ , Krishna K. Bhuwalka ¹ , Hao Wu ¹ , Gerhard Rzepa ² , Markus Karner ² and Changze Liu ¹	
¹ <i>Huawei Technologies R&D, Leuven, Belgium</i>	
² <i>GTS, Vienna, Austria</i>	

Ultrathin TiO₂ Channel HfLaO FeFET with Low Operation Voltage (1-37)	16
Xujin Song ¹ , Dijiang Sun ¹ , Chenxi Yu ¹ , Shangze Li ² , Zheng Zhou ¹ , Xiaoyan Liu ¹ and Jinfeng Kang ¹	
¹ <i>School of Integrated Circuits, Peking University, Beijing, China</i>	
² <i>School of Software and Microelectronics, Peking University, Beijing, China</i>	
First Principle Study on Oxygen Vacancy Induced Ferroelectricity in HfO₂-Based Ferroelectrics (1-39)	19
Chenxi Yu, Wanwang Yang, Xiaomin Xiao, Fei Liu and Jinfeng Kang	
<i>School of Integrated Circuits, Peking University, Beijing, China</i>	
Low Frequency Noise and Hot Carrier Degradation Characteristics on 55nm LP Platform (1-18)	22
Gang Wang*, Crimson Hu, Freya Ding	
<i>Technology Development Center, Hangzhou HFC Semiconductor Corporation, Hangzhou, China</i>	
A NOVEL ULTRALOW VOLTAGE SLOPE DEVICE (1-20)	25
Pengtao Li, Zijian Wang, Shengpeng Xing, and Zhen Wang, Xuemeng Fan, Yishu Zhang	
<i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
Experimental Investigation of Polarization Switching Speed in Ferroelectric HfO₂ for High-Speed and Low-Power Applications (1-51)	28
Hao Zheng ¹ , Zhiyuan Fu ¹ , Ru Huang ^{1,2} and Qianqian Huang ^{1,2,3}	
¹ <i>School of Integrated Circuits, Peking University, Beijing, China</i>	
² <i>Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China</i>	
³ <i>Beijing Superstring Academy of Memory Technology, Beijing, China</i>	
A Novel Hybrid-Channel Gate-All-Around Nanosheet Transistor for Leakage Control and Subthreshold Slope Reduction (1-26)	31
Yumin Xu ¹ , Chunlei Wu ^{1,2,3} , Boqian Shen ¹ , Fei Zhao ¹ , Hanzhi Gu ¹ , Jian Ma ¹ , Dawei Wang ¹ , Tao Liu ¹ and David Wei Zhang ^{1,2,3}	
¹ <i>School of Microelectronics, Fudan University, Shanghai, China</i>	
² <i>Zhangjiang Fudan International Innovation Center, Shanghai, China</i>	
³ <i>Jiashan Fudan Institute, Jiaxing, China</i>	
Investigation of Self-Heating Effect on Forksheet Field-Effect Transistors (1-38)	34
Pan Zhao, Songhan Zhao, Taoyu Zhou, Naiqi Liu, Xinpeng Li, Yandong He and Gang Du	
<i>School of Integrated Circuits, Peking University, Beijing, China</i>	
<i>Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China</i>	
INTERFACE TREATMENT OF EPITAXIAL SI FINFET CHANNEL IN REPLACE METAL GATE WITH SIMULTANEOUSLY PERFORMANCE IMPROVEMENT AND LEAKAGE REDUCTION (1-44)	37
Renjie Jiang ^{1,3} , Lei Cao ^{1,3} , Wenjuan Xiong ^{1,2} , Jiaxin Yao ^{1,2} , Peng Wang ^{1,3} , Yadong Zhang ^{1,2} , Guanqiao Sang ^{1,5} , Lianlian Li ^{1,3} , Meihe Zhang ¹ , Huaxiang Yin ^{1,2,3} and Jun Luo ^{1,2,3}	
¹ <i>Integrated Circuit Advanced Process R&D Center Institute of Microelectronics of the Chinese Academy of Sciences, Beijing China;</i>	
² <i>State key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing China;</i>	
³ <i>School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, China</i>	

Experimental Investigation on the Back-Gate Modulation of Extra-Thin Body PMOSFETS (1-47)	40
Rui Su, JunKang Li and Rui Zhang <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
Impact of Thickness Dependent Ferroelectric and Interface Charge Variation on Device-to-Device Variation in Ferroelectric FET (1-50)	43
Fan Zhang ^{1,2} , Zhaohao Zhang ^{2,3} , Jiali Huo ^{2,3} , Qingzhu Zhang ^{2,3} , Gaobo Xu ^{2,3} , Zhenhua Wu ^{2,3} , Genquan Han ¹ , Huaxiang Yin ^{2,3} and Yan Liu ¹ ¹ <i>State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, China</i> ² <i>Integrated Circuit Advanced Process R&D Center and the State Key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, CAS, Beijing, China</i> ³ <i>University of Chinese Academy of Sciences, Beijing, China</i>	
Yield Improvement in 4x Node Technology ETOX NOR Flash by Optimizing Control Gate Related Process and Design (1-1)	46
Yihang Du, Lin Gu, Hualun Chen, Zhuangzhuang Wang and Chun Yao <i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i>	
MACHINE LEARNING-BASED PERFORMANCE PREDICTION MODEL OPTIMIZATION FOR SOI LDMOS USING ADAPTIVE SMALL SPACE DATASET (1-3)	49
Jinwen You ^{1,2} , Jing Chen ^{1,2} , Qing Yao ^{1,2} , Yuxuan Dai ^{1,2} and Yufeng Guo ^{1,2} ¹ <i>College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210023, China</i> ² <i>the National & Local Joint Engineering Laboratory for RF Integration and Micro-Packaging Technologies, Nanjing University of Posts and Telecommunications, Nanjing 210023, China</i>	
HBM Device Test & Repair Solution on T5833 (1-4)	54
Xiang Ling <i>Advantest (China) Co., Ltd., Shanghai, China</i>	
SUBSTRATE CURRENT IMPROVEMENT AND INVESTIGATION IN LOW VOLTAGE POWER LDMOS WITH A NOVEL DESIGN (1-5)	58
Zhaozhao Xu ¹ , Tian Tian ¹ , Mingxu Fang ¹ , Wan Song ¹ , Yintong Zhang ¹ , Ziquan Fang ² , Donghua Liu ² , Hualun Chen ¹ , Wensheng Qian ² ¹ <i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i> ² <i>Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Short-Loop Method to Shorten Gate Process Characterization Cycle Time (1-6)	62
Bing Li, Wenwen Fei and Byunghak Lee <i>Hangzhou HFC Semiconductor Corp., Hangzhou City, China</i>	
Enhancement of SRAM Read and Write Noise Margin by Device Performance Adjustment (1-7)	65
Ai Lin Li ¹ , Wei Chang ^{1,2} , Xiaoxi Liu, Yi Duan ¹ , Gao Xiang Wang ¹ , Zeng Yao Ren ¹ , Dong Xing Bao ¹ , XiaoLi Cao ¹ and Jingang Wang ^{1,2}	

¹Semiconductor Manufacturing North China (Beijing) Corporation (SMNC), Beijing, China

²Semiconductor Technology Innovation Center (Beijing) Corporation (STIC), Beijing, China

Fabrication Process Improvement of Aggressively Scaled Dual-Bit/Cell Split-Gate Floating-Gate Flash Cell (1-8) 68

Yintong Zhang¹, Zhaozhao Xu¹, Xuanming Liang¹, Zhitao Wu¹, Yang Zhou², Gavin Xu², Ziquan Fang², Donghua Liu², Alex Li² and Wensheng Qian²

¹Huahong Semiconductor (Wuxi) Limited, Wuxi, China

²Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China

STI Gap-Filling Performance Improvement by the Process Integration Optimization in the 4xnm ETOX NOR Flash (1-9) 72

Zhuangzhuang Wang, Hualun Chen, Lin Gu, Yihang Du, Chun Yao and Zhen Zhu Huahong Semiconductor (Wuxi) Limited, Wuxi, China

Breakdown Voltage Improvement of LDMOS by CESL Optimization in High-Voltage 90 nm BCD Technology (1-11) 75

Ye Tian, Tian Chen, Xiang Zhang, Kui Li, Li Wang and Hualun Chen

Huahong Semiconductor (Wuxi) Limited, Wuxi, China

Research on the Substitution of MIM Capacitors and MOM Capacitors on 12-inch 90-nm BCD Process (1-12) 79

Wenwu Zhu, Li Wang, Yong Chen and Hualun Chen

Huahong Semiconductor (Wuxi) Limited, Wuxi, China

Anomalous Hot carrier injection induced degradation of drain current in High-Voltage NMOS with Shallow Trench Isolation (1-21) 82

Bocheng Zhao^{1,2}, Zhi Tian², Qiwei Wang² and Jianhua Zhang¹

¹School of Microelectronics, Shanghai University, Jiading Area, Shanghai, China

²Shanghai Huali Microelectronics Corporation, Pudong New Area, Shanghai, China

Study of Improvement for Substrate Current in High-Voltage NMOS with Shallow Trench Isolation (1-22) 85

Bocheng Zhao^{1,2}, Zhi Tian², Qiwei Wang² and Jianhua Zhang¹

¹School of Microelectronics, Shanghai University, Jiading Area, Shanghai, China

²Shanghai Huali Microelectronics Corporation, Pudong New Area, Shanghai, China

The Effect of Depth, Air Gap Width and Ion Implant on Deep Trench Isolation for BCD Technology (1-24) 89

Chen Chen, Bo Kan, Yong Chen, Li Xiao, Li Wang and Hualun Chen

Huahong Semiconductor (Wuxi) Co., Ltd, Jiangsu 214000, China

A New Method for Improving 8V ESD Performance (1-25) 92

Chuang Wang, Chenchen Qiu, Yuan Gao and Hui Chen

Shanghai Huali Microelectronics Corporation, Shanghai, China

Fabrication of Three-Side-Around Control Gate of Semi-Floating Gate Transistor (1-27) 95

Shiling Yang, Yanfei Ma, Xueli Zhang, Pengtao Duan and Tianpeng Guan

Shanghai Huali Integrated Circuit Corporation, Shanghai, China

Threshold Voltage Mismatch Dependence of SRAM Yield Window Simulation (1-28) 97
Chunhsiung Wang, Haibo Chen, Yangen Xie, Luping Wu and Hongxiang Mo *SRAM Dept., Hangzhou HFC Semiconductor Corp., Hangzhou City, China*

Optimization of 8T SRAM Bit-Cell Design (1-29) 100
Luping Wu, Chunhsiung Wang and Hongxiang Mo
SRAM Dept., Hangzhou HFC Semiconductor Corp., Hangzhou City, China

Effect of Lightly Doped Drain Process on Variability for Static Random-Access Memory (1-31) 103
Qiao Teng¹, Yongkang Hu², Yongyu Wu¹, Hai Wang³, Zenan Wang³ and Dawei Gao¹
¹*School of Micro-Nano Electronic College of Integrated Circuitss, Zhejiang University, Hangzhou, China*
²*School of Microelectronics, University of Science and Technology of China, Hefei, China*
³*Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China*

Improvement of NLD MOS Performance in Low-Resistivity Substrate for Integration with Discrete Power Devices on One Chip (1-32) 106
Yuncong Chen, Xiaoqing Cai, Donghua Liu and Wensheng Qian
HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China

A Photoelectric Memristive Device for Artificial Visual Perception (1-34) 109
Xuemeng Fan^{1,2}, Zijian Wang^{1,2}, Pengtao Li^{1,2}, Shengpeng Xing^{1,2}, Zhen Wang^{1,2} and Yishu Zhang^{1,2}
¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, Zhejiang, China,*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China,*

Al₂O₃/AlO_x MEMRISTOR With Nearly Ideal Synaptic Characteristics (1-35) 111
Qian He^{1,2}, Hailiang Wang^{1,2}, Yongqing Bai^{1,2}, Jiayang Hu^{1,2}, Hanxi Li^{1,2}, Weiming Ma^{1,2}, Yang Xu^{1,2}, Yishu Zhang^{1,2} and Bin Yu^{1,2}
¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, Zhejiang, China,*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, Zhejiang, China*

Two-Dimensional MoS₂ Based Memristors for Artificial Neural Network (1-36) 114
Hailiang Wang^{1,2}, Qian He^{1,2}, Yongqing Bai^{1,2}, Jiayang Hu^{1,2}, Hanxi Li^{1,2}, Weiming Ma^{1,2}, Yishu Zhang^{1,2} and Bin Yu^{1,2}
¹ *School of Micro-Nano Electronics, Zhejiang University, Hangzhou, Zhejiang, China,*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, Zhejiang, China*

A Novel RRAM-Based TCAM Search Array (1-40) 117
Zhen Wang^{1,2}, Pengtao Li^{1,2}, Zijian Wang^{1,2}, Shengpeng Xing^{1,2}, Xuemeng Fan^{1,2} and Yishu Zhang^{1,2}
¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, Zhejiang, China,*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China*

Static Leakage Failure Analysis and Improvement for Small Size SRAM (1-41)	120
Minghui Zhu, Chenchen Qiu, Houping Yang and Jingrong Kang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
The Modeling and Optimization of Line Width Roughness in Polysilicon Gate for Improving the Performance of CMOS Device (1-42)	123
Yaoting Wang ¹ , Mengshu Kong ³ , Yongyu Wu ^{1,3} , Dawei Gao ^{1,2,3} and Kai Xu ^{1,2,3} ¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i> ² <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China</i> ³ <i>Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China</i>	
Hot-Carrier-Induced Degradations and Optimizations for Lateral DMOS Transistor with Shallow Trench Isolation and Step Oxide Improvement (1-43)	126
Zhibo Liu, Tian Chen, Kui Li, Bo Kan, Li Xiao, Li Wang and Hualun Chen <i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i>	
Virtual Fab Semiconductor Process Modeling Augmented Vertical Gate All Around Complementary FET Based 6T SRAM Path-Finding (1-45)	130
Zhaohai Di ^{1,2} , Yanna Luo ^{1,2} , Haoqing Xu ^{1,2} , Hao He ^{1,2} , Huaxiang Yin ^{1,2} and Zhenhua Wu ^{1,2} ¹ <i>Institut for Microelectronics, Chinese Academy of Science, Beijing, China</i> ² <i>School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, China</i>	
Novel Memtransistor-Based LIF Neuron with Tunable Ionic Dynamics for Spiking Neural Networks (1-46)	133
Zhen Yang ¹ , Teng Zhang ¹ , Yuchao Yang ^{1,2,3,4} and Ru Huang ¹ ¹ <i>Beijing Advanced Innovation Center for Integrated Circuit, School of Integrated Circuits, Peking University, Beijing, China</i> ² <i>School of Electronic and Computer Engineering, Peking University, Shenzhen, China</i> ³ <i>Center for Brain Inspired Chips, Institute for Artificial Intelligence, Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China</i> ⁴ <i>Center for Brain Inspired Intelligence, Chinese Institute for Brain Research (CIBR), Beijing, Beijing, China</i>	
New Insight into Impacts from Read Cycle Number and Voltage Sweeping Direction on Memory Window of Ferroelectric FET (1-49)	136
Chang Su ¹ , Zhiyuan Fu ¹ , Shaodi Xu ¹ , Ru Huang ^{1,2,3} and Qianqian Huang ^{1,2,3} ¹ <i>School of Integrated Circuits, Peking University, Beijing, China</i> ² <i>Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China</i> ³ <i>Beijing Superstring Academy of Memory Technology, Beijing, China</i>	
IGZO-TA₂O₅ Dual-Layer CBRRAM: A Low Voltage and High Switching Ratio Storage Solution (1-52)	139
Shengpeng Xing ^{1,2} , Pengtao Li ^{1,2} , Zijian Wang ^{1,2} and Zhen Wang ^{1,2} , Xuemeng Fan ^{1,2} and Yishu Zhang ^{1,2} ¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, Zhejiang, China</i> ² <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China</i>	

- The Optimization of the Specific On-Resistance of the VDMOS on the Integrated Platform of VDMOS and LDMOS (1-53)** 142
 Xiaoqing Cai, Yuncong Chen, Donghua Liu and Wensheng Qian
HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China
- Solution-Processed Organic CMOS Inverter Via Contact Modulation (1-73)** 145
 Jiarong Cao, Quanhua Chen and Yong Xu
College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China
- Ultra-Short Channel Polymer Transistors (1-74)** 148
 Zhiqi Xu¹, Fuguo Tian⁴, Changqing Li¹, Zhongzhong Luo³, Zhihao Yu^{1,2}, Yong Xu^{1,2} and Huabin Sun^{1,2}
¹*College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China*
²*Guangdong Greater Bay Area Institute of Integrated Circuit and System, Guangzhou, China*
³*College of Electronic and Optical Engineering & College of Flexible Electronics (Future Technology), Nanjing University of Posts and Telecommunications, Nanjing, China*
⁴*Institute of Advanced Materials, Nanjing University of Posts and Telecommunications, Nanjing, China*
- Exploring Low-Frequency Noise Behavior in Vertically Structured Organic Schottky Photodiodes (1-75)** 151
 Tingting Ji, Runfeng Wang, Xin Chen, Huabin Sun, Zhihao Yu, Yong Xu and Chee Leong Tan
College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China
- FLEXIBLE LOW-VOLTAGE, HYSTERESIS-FREE FERROELECTRIC POLYMER TRANSISTORS (1-76)** 155
 Yao Yu¹, Yu Yao⁴, Fuguo Tian⁴, Changqing Li¹, Zhongzhong Luo³, Huabin Sun^{1,2}, Zhihao Yu^{1,2}, and Yong Xu^{1,2}
¹*College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China.*
²*Guangdong Greater Bay Area Institute of Integrated Circuit and System, Guangzhou, China.*
³*College of Electronic and Optical Engineering & College of Flexible Electronics (Future Technology), Nanjing University of Posts and Telecommunications, Nanjing 210023, China*
⁴*Institute of Advanced Materials, Nanjing University of Posts and Telecommunications, Nanjing, China.*
- A Novel Approach for Doping Two-Dimensional MoS₂ Materials: ZnO Polar Interfacial Charge Transfer Method (1-2)** 158
 Lijun Xu^{1,2} Guohui Zhan^{1,2} Kun Luo^{1,2} Yukun Shi^{1,2} Jiangtao Liu³ and Zhenhua Wu^{1,2}
¹*Institute for Microelectronics, Chinese Academy of Science, Beijing, China*
²*School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, China*
³*School of Physics and Mechatronic Engineering, Guizhou Minzu University, Guiyang, China*

Calculation Method of Target Erosion in the Planar DC Magnetron Sputtering (1-62)	161
Jihua Ding, Yanchao Dong, Wei Xia, Xiabing Bai and Yujie Yang <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China</i>	

Chapter II – Lithography and Patterning

Polyimides for Power Device Applications (2-6)	163
Masao Tomikawa ¹ , Takayuki Kaneki ² , Yu Shoji ² , Chika Hibino ² and Hitoshi Araki ² ¹ <i>Research and Development Division, Toray Industries Inc., Otsu, Shiga, Japan</i> ² <i>Electronic & Imaging Materials Research Labs., Toray Industries Inc., Otsu, Shiga, Japan</i>	

A STUDY OF THE VIA PATTERN LITHOGRAPHY PROCESS WINDOW UNDER THE 7 NM LOGIC DESIGN RULES WITH 193 NM IMMERSION LITHOGRAPHY (2-17)	168
Jinhao Zhu ¹ , Xianhe Liu ^{1,2} , Ying Li ² , Yanli Li ^{1,2} and Qiang Wu ^{1,2} ¹ <i>School of Microelectronics, Fudan University, Shanghai, China</i> ² <i>National Integrated Circuit Innovation Center Shanghai, China</i>	

STUDY ON CROSS-LEVEL INTERCONNECTION OF METAL LAYERS UNDER 193 IMMERSION LITHOGRAPHY CONDITIONS (2-13)	171
Ying Li ¹ , Yanli Li ^{1,2} , Xianhe Liu ^{1,2} and Qiang Wu ² ¹ <i>National Intergrated Circuit Innovation Center</i> ² <i>School of Microelectronics, Fudan University, Shanghai, China</i>	

Inverse Lithography with Adaptive Mask Complexity (2-7)	174
Xiaoxuan Liu ¹ , Dongyong Xu ¹ , Fanwenqing Zeng ¹ , Yaojun Du ² , Li Xie ² , Yijiang Shen ¹ and Hong Chen ² ¹ <i>School of Automation, Guangdong University of Technology Mega Education Center South, Guangzhou, China</i> ² <i>Shenzhen Fuxin Technology Co., Ltd., Shenzhen GWX Technology Co., Ltd., Shenzhen, China</i>	

MASK CORNER ROUNDING IN OPC MODELING (2-16)	177
Weimei Xie, Zhimei Zhang <i>National Integrated Circuit Innovation Center, Shanghai 200433.China</i>	

A STUDY OF FLEXIBLE BEOL DESIGN RULES ALLOWING DEGREED SLANTED INTERCONENCTION IN ADVANCED NODES (2-15)	181
Zhiwei Ren ¹ , Xianhe Liu ^{1,2} , Yanli Li ^{1,2} , Qi Wang ^{1,2} , and Qiang Wu ^{1,2} ¹ <i>School of Microelectronics, Fudan University, Shanghai, China</i> ² <i>National Integrated Circuit Innovation Center, Shanghai, China</i>	

Innovated Methodology Improving CD Uniformity for Lithography Using Wafer-less Dynamic Grouping Process Characteristics (2-19)	185
Yong-Qiang Che ¹ , Hong-Ye Gao ¹ , Xiao-Bo Zhang ¹ , Lin-Qiang Ye ¹ , Ivan Mao ² , Xue Gong ² , Xiang-Yu Wei ² , Fei-Teng Yang ² , Xu-Xin Huang ² , Zi-Xuan Liang ² , Qi Li ² , Yun Zhou ² , Xiao-Liang Zhang ² , Jason Zhu ² , Soon Thon Kian ² , River Shen ² , Wei-Min Gao ² , Rene Queens ³ Bay Van Tran ³ and Martijn Otto ³ ¹ <i>Semiconductor Manufacturing Beijing Corporation</i>	

²ASML China

³ASML Netherlands B.V., The Netherlands

Correlation Between CD/LWR and Focus Level Fitting Error: A Process Quality Indicator (2-4) 189

Tianhao Huang¹, Pan Liu¹, Zeyang Chen¹, Sheng Li³, Dawei Gao¹ and Guodong Zhou^{1,2}

¹ School of Micro-Nano Electronics, ¹College of Integrated Circuits, Zhejiang University, Hangzhou, China

²ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China

³Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China

The Impact of Wafer Warpage-Induced Unevenness on Alignment (2-5) 192

Pan Liu¹, Tianhao Huang¹, Zeyang Chen¹, Chenhang Ma³, Jianming Wu⁴, Dawei Gao¹ and Guodong Zhou^{1,2}

¹School of Micro-Nano Electronics, College of Integrated Circuits, Zhejiang University, Hangzhou, China

²ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China

³College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China

⁴Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China

Chapter III – Dry & Wet Etch and Cleaning

Novel Etch Solution with Sym3[®] for Logic BEOL Patterning Etch Applications^{*} (3-36) 195**

Hui Sun and Tongchuan Gao

Applied Materials, Sunnyvale, California, USA

Study of Tungsten-Doped Carbon Hard Mask Etch Process Using Nf3/O2 Based Chemistry (3-120) 198

Li-Tian Xu, Li Zeng, Meng-Jiao Zhu, Xiao-Hui Li, Ji-Han Zhao, Hui Qin, Ze-Dong Qi and Yu-hao Li

NAURA Microelectronics Equipment Co. Ltd, Beijing, China

Plasma Corrosion Resistant Atomic Layer Deposited Coatings for Semiconductor Manufacturing Process Equipment (3-2)	201
Lassi Leppilähti <i>Beneq Oy, Espoo, Finland</i>	
A Study on SADP Film Stack Selection for Line Roughness Improvement in Planar 1xnm NAND Flash (3-60)	204
Yinan Ma ^{1,2} , Jun Wang ¹ , Xuan Liu ¹ and Liang Du ^{1,2}	
¹ <i>Semiconductor Manufacturing North China (Beijing) Corporation, Beijing, China</i>	
² <i>Semiconductor Technology Innovation Center (Beijing) Corporation, Beijing, China</i>	
A Study of Post Process Wafer-Less Chamber Clean Recipe in LELE Process (3-57)	208
Xinruo Su ^{1,2} , Jun Wang ¹ and Liang Du ^{1,2}	
¹ <i>Semiconductor manufacturing North China Corporation, Beijing, China</i>	
² <i>Semiconductor Technology Innovation Corporation, Beijing, China</i>	
Challenge of Boron-Doped Silicon Hard Mask Removal (3-123)	213
Xuehua Wang, Litian Xu and Cheng Tian <i>ETCH II BU, Beijing NAURA Microelectronics Equipment Co. Ltd., Beijing, China</i>	
Precise Etching Technique of Ultra-thin Al₂O₃ Film using BCl₃ Chemistry (3-122)	215
Cheng Tian, Litian Xu, Yuhao Li and Xuehua Wang <i>Beijing NAURA Microelectronics Equipment Co. Ltd., Beijing, China</i>	
High Aspect Ratio Carbon Hard Mask Etch Process for Profile and LCDU Control (3-124)	217
Meng-Jiao Zhu, Li-Tian Xu, Li Zeng, Hui Qin and Fang-Min Guo <i>Beijing NAURA Microelectronics Equipment Co. Ltd., Beijing, China</i>	
Line edge roughness reduction in high aspect ratio carbon hardmask patterning for slit trench (3-121)	220
Li Zeng, Li-Tian Xu, Mengjiao Zhu ¹ <i>Beijing NAURA Microelectronics Equipment Co., Ltd. Beijing, China</i>	
A Fully Automated VPD System for Noble Metal Control during CIS Manufacturing (3-131)	223
Qiao Huang, Hushan Cui, Zhiwen Zou, Shiran Cheng, Lei Zhu, Hao Zhang, Chaobo Xue, Jiali Feng, Qiang Hua, Xiaoqing Zhu, Wuping Liu and Kaidong Xu <i>Jiangsu Leuven Instruments Co. Ltd, Xuzhou, Jiangsu, China</i>	
SoC Profile Control for BEOL Tri-layer Patterning Scheme (3-25)	227
Xingxing Xu, Hexin Zhou, Quanbao Li, Ya-Ming Liu and Jian Huang <i>Lam Research Service Co., Ltd, Shanghai, China</i>	
Perspective on Plasma Etching in Advanced Packaging (3-3)	230
Yuanwei Lin <i>Department of Semiconductor Etching, NAURA Technology Group Co., Ltd., Beijing, China</i>	

- A Study on Floating Gate Profile Control and Reliability Improvement in Planar 1xnm NAND Flash (3-61)** 234
 Jun Wang^{1,2}, Lifeng Liu¹, Yinan Ma², Jianmin Xiao² and Le Yang²
¹ *School of Integrated Circuit, Peking University, Beijing, China*
² *Semiconductor Manufacturing North China (Beijing) Corporation, Beijing, China*
- Ion Beam Shaping as a Solution for Ultra-High Precision Planarization Process (3-67)** 237
 Lei Guo, Yuxin Yang, Fang Sun, Zhiyuan Zheng, Xiaoxiu Wei, Feng Liang, Cheng Li, Hushan Cui, Dongdong Hu, Lu Chen and Kaidong Xu
Jiangsu Leuven Instruments Co. Ltd, Xuzhou, Jiangsu, China
- Ultra Low Temperature High Aspect Ratio Oxide Punch Through Etching (3-91)** 240
 Hanlin Cui, Shiming Yan, Tony Lu and Yanhui Li
Applied Materials (China) Inc., China
- Sidewall Kink Elimination of Slanted Gratings Utilizing a Twice-Etching Method (3-19)** 243
 Jiuru Gao¹, Zhiwei He¹, Shuo Dong², Tingting Xie, Yuxin Yang, Shiwei Zhuang¹ and Kaidong Xu²
¹ *School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China*
² *Jiangsu Leuven Instruments Co. Ltd, Xuzhou, China*
- Ultra-Deep Via Etching of Silicon Oxide for High-Voltage Capacitive Isolators (3-56)** 246
 Yuyan Xia¹, Jia Qiu¹, Fuqiang Zheng², Luhao Zhou² and Ran Tao^{1,3}
¹ *School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
² *Zhejiang ICsprout Semiconductor Co. Ltd, Hangzhou, China*
³ **ZJU-HANGZHOU GLOBAL SCIENTIFIC AND TECHNOLOGICAL INNOVATION CENTER, HANGZHOU, CHINA**
- Optimization of Polysilicon Gate Etching Process in SONOS Memory Fabrication (3-58)** 249
 Wanli Yang¹, Zhengming Liu², Xiaoming Shi², Jingru Shen¹, Juxin Yin¹, Xuqing Zhang^{1,3} and Dawei Gao^{1,2}
¹ *School of Micro-Nano Electronics, College of Integrated Circuits, Zhejiang University, Hangzhou, China*
² *Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China*
³ **ZJU-HANGZHOU GLOBAL SCIENTIFIC AND TECHNOLOGICAL INNOVATION CENTER, ZHEJIANG UNIVERSITY, HANGZHOU, CHINA**
- A Study on Bevel Metal Film Removal for Bevel Peeling Defect Reduction (3-62)** 252
 Xuan Liu^{1,2}, Juntao Wu³, Jun Wang^{1,2}, Changhuo Liu^{1,2}, Yinan Ma² and Yimao Cai⁴
¹ *School of software and microelectronics, Peking University Beijing, China*
² *Semiconductor Manufacturing North China (Beijing) Corporation*
³ *Semiconductor Technology Innovation Center (Beijing) Corporation*
⁴ *School of Integrated Circuits, Peking University, Beijing, China*
- Sn-Ag Compatible Selective Ti Etch in Cu RDL Fabrication and 3D IC Integration (3-65)** 257
 Chien-Pin Sherman Hsu
Avantor, Bridgewater, New Jersey, USA

- Improvement of Line Roughness of Fin by Conventional Thermal Oxidation and Atomic Level Low-Temperature Ozone Treatments (3-68)** 259
 Peng Wang^{1,2}, Guanqiao Sang^{1,3}, Yihong Lu^{1,2}, Wenjuan Xiong^{1,2}, Renjie Jiang^{1,2}, Lei Cao^{1,2}, Qingkun Li^{1,2}, Lianlian Li^{1,2}, Jiabin Yao^{1,2}, Yadong Zhang^{1,2}, Meihe Zhang^{1,2}, Qingzhu Zhang^{1,2}, Junfeng Li^{1,2} and Huaxiang Yin^{1,2} and Jun Luo^{1,2}
¹ *Integrated Circuit Advanced Process R&D Center Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China*
² *University of Chinese Academy of Sciences, Beijing, China*
³ *ChangChun University of Science and Technology, Changchun, China*
- Producer-GT™ High Productivity CCP Etch Solution (3-80)** 262
 Xipeng Tong and Qiang Ge
Applied Materials (China) Inc., China
- Investigation of Amorphous Silicon as Dry Etch Hard Mask in BEOL Low-k Dielectric Patterning (3-102)** 264
 Juxin Yin¹, Fuqiang Zheng², Liuwei Shu², Yan Zhang², Jingru Shen¹, Wanli Yang¹, Yunlong Li^{1,2,3}, Xuqing Zhang^{1,4} and Dawei Gao^{1,2}
¹ *School of Micro-Nano Electronics College of Integrated Circuits, Zhejiang University*
² *Zhejiang ICsprout Semiconductor Co., Ltd.*
³ *State Key Laboratory of Silicon and Advanced Semiconductor Materials, Zhejiang University, Hangzhou, China*
⁴ *ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China*
- Research on Integrated Trench Etching for Trench-Type Power MOSFET (3-104)** 267
 Jingru Shen¹, Yancai Zhang², Wanli Yang¹, Juxin Yin¹, Xuqing Zhang^{1,3} and Dawei Gao^{1,2}
¹ *School of Micro-Nano Electronics Micro-Nano Electronics Integrated Circuits, Zhejiang University*
² *Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China*
³ *ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University Hangzhou, China*
- Effect of Low Damage Strip Process on SiGe Surface State (3-108)** 270
 Shijing Wang¹, Sheng Chen¹, Yiwei Liu¹, Kang Shen¹, Zhiqian Gui², Bin Zhao², Lei Wu¹, Xiaowen Wang¹, Leyi Tu¹, Wenqiang Fang², Jie Liang¹ and Zhaoxiang Wang^{1,2}
¹ *Shanghai AnBang Semi Equipment Co., Ltd., Shanghai, China*
² *Shanghai BangXin Semi Technology Co., Ltd., Shanghai, China*
- The Influence of Etching Sequence on Morphology in Deep Silicon Etching (3-113)** 274
 Yiming Ma, Guang Yang, Litian Xu, Zhongwei Jiang, Jing Wang, Donghan Wang and Dong Li
Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China
- A Study of Deep Hole Etching in Mo&Dielectric Alternating Multilayer Structure (3-114)** 276
 Wang Zhe, Qin hui, Zhang Teng and Zhang Wenjun
Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China
- A Study of High Aspect Ratio Si Trench in Cycle Mode Etching with Mask no Loss (3-115)** 279
 Zhang Teng, Qin Hui, Xu Litian, Li Xiaohui, Jiang Zhongwei and Wang Jing
Beijing NAURA Microelectronics Equipment Co. Ltd., Beijing, China

Side-wall Angle Uniformity Improvement in Shallow Trench Isolation Process (3-116)	281
Dong Li , Guang Yang, Zhicheng Song, Jing Wang, Zhongwei Jiang and Jinrong Zhao <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China</i>	
Two Step Etching Method for Removing Thick Photoresist (3-117)	283
Ji Long, Xu Litian , Jiang Zhongwei , Wang Jing , Zhang Yu and Yu Qingtao <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China</i>	
Flattening the Silicon Nitride surface of semiconductor Chips through Etching Processes (3-118)	285
Donghan Wang, Zhongwei Jiang , Jing Wang and Yingming Ma <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, china</i>	
Reducing Side Cutting during Wet Etching of Gate Oxide Layer for 28HK Metal Gate Process (3-125)	287
Chunshan Zhao, Wei Zhou, Xiaolin Xu, Yamin Cao and Yansheng Wang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
A Novel Method to Improve Sidewall Protection by Adopting Nested BOSCH Process (3-59)	289
Changhuo Liu ^{1,2} , Jun Wang ^{1,2} , Peng Wang ² , Xuan Liu ^{1,2} , Xinruo Su ² and Jingfeng Kang ¹ ¹ <i>School of Integrated Circuit, Peking University, Beijing, China</i> ² <i>semiconductor Manufacturing North China, Beijing, China</i>	

Chapter IV – Thin Film, Plating and Process Integration

Advances And Reliability Challenges in Heterogeneous Integration in Chiplet Era: From Solder to Copper to Optical Interconnects* (4-17)	293
Zhuo-Jie Wu and Nan Xu <i>HFC Semiconductor, Hangzhou, China</i>	
Optimization of Deep Trench Isolation on 0.18μm SOI BCD Technology for Automotive Application (4-16)	297
Siti Aisah binti Mohd Salleh and Sim Poh Ching <i>X-FAB Sarawak Sdn. Bhd., Sarawak, Malaysia</i>	
NUCLEATION AND GROWTH STUDY OF Al₂O₃ FILM FABRICATED THROUGH ATOMIC LAYER DEPOSITION ON PET SUBSTRATE (4-4)	301
Wang Li, Jiacheng Hu, Di Wen, Kun Cao, Rong Chen <i>School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan, China</i>	
A Brief Review on Commonly Used Metal Ald Precursors for Semiconductor from a Structural Chemistry Perspective* (4-7)	305
Xiabing Lou <i>Origin Deposition Materials, Suzhou, Jiangsu, China</i>	

CHARACTERIZATION OF ALD LOW-K FILMS (4-58)	309
Wenxu Duan, Miao Zhang, Xiaoyu Liu, Yin Du, Xinyan Wang, Ziyu Hu, Yunyan Xue, Bing Xue, Shiyao Cheng, Xiaoping Shi <i>Vertical Furnace Department, Naura, Beijing, China</i>	
Modeling of Endurance Degradation of Anti-Ferroelectric Hf_{1-x}Zr_xO₂ Capacitors (4-25)	312
Yaru Ding ^{1,2} , Yuetong Huo ^{3,4} , Chu Yan ^{1,2} , Zeping Weng ^{1,2} , Jianguo Li ^{1,2} , Zhangsheng Lan ^{1,2} , Yiming Qu ^{3,4} and Yi Zhao ^{1,2} ¹ <i>College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China</i> ² <i>International Joint Innovation Center, Zhejiang University, Haining, China</i> ³ <i>School of Integrated Circuits, East China Normal University, Shanghai, China</i> ⁴ <i>Zhejiang Li-ryder Technology Co., Ltd., Hangzhou, China</i>	
The Formation of Air Gaps Isolation used in Metal/Dielectric Stacking (4-28)	315
Weidu Qin, Jiabao Sun, Chao Tian, Tielu Liu, Xin Zhang, Hongbo Sun and Chao Zhao <i>Beijing Superstring Academy of Memory Technology, Beijing, China</i>	
SMT Optimization of PMOSFET Based on Multi-Deposition and In-Situ N₂ Plasma Treatment (4-30)	319
Longyue Zheng, Liangyao Deng, Jinxu Liu, Yitao Ma and Yongpeng Cheng <i>School of Micro- and Nano-Electronics, Zhejiang University, Hangzhou, China</i>	
FEA of Thermo-Mechanically Induced Cracks in IMD (4-26)	322
Colin Chan, Bong Ching Ching and Kim Hyeon Cheol <i>Process Development, X-FAB Sarawak Sdn. Bhd., Kuching, Malaysia</i>	
Copper Diffusion Improvement by Optimizing TaN and Integration in Power Device (4-62)	326
Xiangyu Zhou, Qingshan Zhang, Xin Wang, Song Yang and Nan Liu <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China</i>	
A Machine Learning Study to Obtain an Optimal Processing Pulsed Frequency on Reactive Pulsed DC Sputtering of Aluminum Nitride Films (4-27)	329
Xue-Li Tseng ¹ , Yu-Shin Chen ¹ , Hsuan-Fan Chen ¹ , Hsiao-Han Lo ² , Peter J. Wang ² , Yu-Min Dai ² , Yiin-kuen Fuh ¹ and Tomi T. Li ¹ ¹ <i>Department of Mechanical Engineering, National Central University, Taoyuan, Taiwan, China</i> ² <i>Delta Electronics, Inc., Taoyuan City, Taiwan, China</i>	
FULL WAFER COMBINATORIAL DEPOSITION WITH IN-SITU XPS/UPS CHARACTERIZATIONS (4-66)	334
Lingli Chen ¹ , Lei Zhu ^{1,2} , Wenjie Yu ^{1,2} , Weimin Li ^{1,2} ¹ <i>Shanghai Institute of IC Materials Co., Ltd, Shanghai, China</i> ² <i>Shanghai Institute of Microsystems and Information Technology, Chinese Academy of Science, Shanghai, China</i>	
The Effects of Different Silicon Oxide Substrates on Amorphous Silicon Thin-Film (4-57)	337
Zhengdao Liu, Zun Chen, Wei Wang, Jinlong Mu, Yuanzhi Li, Changqing Feng and Xiaoping Shi <i>Beijing NAURA Microelectronics Equipment Co., Ltd, Beijing, China</i>	

A Novel Thin Film Deposition Method by IBD for Asymmetrical Patterns (4-18)	340
Zichao Li, Kangning Xu, Fei Xu, Yuxin Yang, Shuo Dong, Qiao Huang, Cheng Li, Hushan Cui, Wuping Liu, Lu Chen, Kaidong Xu	
<i>Jiangsu Leuven Instruments Co., Ltd., Xuzhou, Jiangsu, China</i>	
Potential Confusion in the Analysis of the Current-Voltage Characteristics of High-k Dielectric on Lightly Doped P-Type Silicon MIS Capacitors (4-11)	343
W.S. Lau	
<i>Nanyang Technological University (Retired), School of EEE, Singapore</i>	
The Secret of the Leakage Current Mechanism in Some Historical Device-Quality High-k Metal-Insulator-Metal Capacitors (4-10)	346
W.S. Lau	
<i>Nanyang Technological University (Retired), School of EEE, Singapore</i>	
Improved Performance of PMOS by Optimizing the Epitaxial Morphology (4-23)	350
Tao Wang ^{1,2} , Yongyue Chen ² , Li Peng ² , Jinyu Fu ² , Lu Zhang ² , Yingjie Su ² , Qiang Yan ² , Jun Tan ² , Kairen Zheng ² , Xinhua Cheng ² , Jinxun Fang ² , Yu Zhang ² and Jianhua Zhang ¹	
¹ <i>School of microelectronics, Shanghai university, Jiading Area, Shanghai, China</i>	
² <i>Shanghai Huali Microelectronics Corporation, Pudong New Area, Shanghai, China</i>	
Exploring the Effect of Gate Oxide Process on Electrical Performance of CMOS Device (4-31)	353
Yongkang Hu ¹ , Qiao Teng ² , Yongyu Wu ^{2,4} , Zenan Wang ⁴ and Kai Xu ^{2,3}	
¹ <i>School of Microelectronics, University of Science and Technology of China, Hefei, China</i>	
² <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
³ <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China</i>	
⁴ <i>Zhejiang ICsprout Semiconductor Co., Ltd., Hangzhou, China</i>	
Improving Gate Oxide Uniformity using Wet-Dry Oxidation for Semiconductor Manufacturing (4-32)	357
Tang Lin ¹ , Xie Weisi ² , Jia Zeqi ² , Chen Xiwei ² , Zhang Yunyan ¹ , Luo Jinjiang ¹ , Gao Dawei ^{1,2} and Fang Wenzhang ^{1,2,3}	
¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
² <i>Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China</i>	
³ <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China</i>	
SiGe Epitaxy Improved by Si Cap Technology (4-22)	360
Tao Wang ^{1,2} , Yongyue Chen ² , Yingjie Su ² , Li Peng ² , Qiang Yan ² , Jun Tan ² , Kairen Zheng ² , Xinhua Cheng ² , Jinxun Fang ² , Yu Zhang ² and Jianhua Zhang ¹	
¹ <i>School of microelectronics, Shanghai University, Jiading Area, Shanghai, , China</i>	
² <i>Shanghai Huali Microelectronics Corporation, Pudong New Area, Shanghai, China</i>	
Effect of Process Parameters on Microstructure and Properties of ITO Films by Pulsed Magnetron Sputtering (4-59)	363
Yanmeng Chen, Jianheng Luo and Qintong Zhang	
<i>Beijing NAURA Microelectronics Equipment Co. Ltd., Beijing, China</i>	

The Influence of Different Parameters on Capacitive Coupled Magnetron Sputtering Process (4-60)	366
Song Yang, Chao Zhang, Qiwei Huang, Shuaitao Shi, Ruolin Yuan, and Xiangyu Zhou <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China</i>	

Chapter V – CMP and Post-CMP Cleaning

New methodology for anisotropic nanoparticles characterization by Depolarized Light Scattering measurements: length and diameter determination of rod-like nanoparticles (5-42)	369
Benoit Maxit ^{1*} , Clara Catros ¹ , Julien Le Mener ^{1,2} , Florian Aubrit ^{1,2} , Olivier Sandre ² , David Jacob ¹ and Sylvain Boj ¹ ¹ <i>Cordouan Technologies, Pessac, France</i> ² <i>LCPO CNRS/University and INP Bordeaux, Pessac, France</i>	
CEO₂ SLURRY POST RINSE CONDITION RESEARCH IN STI CMP TECHNOLOGY (5-18)	372
ZhiJie Zhang, ZhengYi Li, HongDi Wang, Jian Li <i>Semiconductor Manufacturing North China(Beijing) Corporation, Beijing, China</i>	
Incoming Impact on Dishing Improvement in FEOL Process (5-14)	376
Huize Du ^{1,2} , Shubin Liu ² , Yu Yang ² , Hu Li ² , Yu Bao ² , Jingxun Fang ² and Yu Zhang ² ¹ <i>School of Microelectronic, Shanghai University, Shanghai, China</i> ² <i>Shanghai Huali Integrated Circuit Corporation, Beijing, China</i>	
Study on the Dispersing Effect and Mechanism of LABSA on SiO₂ in an Alkaline Barrier Slurry (5-11)	382
Fangyuan Wang ^{1,2} , Tengda Ma ^{1,2} , Baimei Tan ^{1,2} and Yunhui Shi ^{1,2} ¹ <i>School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China</i> ² <i>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China</i>	
Mechanism Research and Improvement of Al Scratch Defect Based on MG CMP* (5-39)	385
Qingqing Duan ¹ , Hu Li ² , Mingfei Yu ² , Hongwei Zhang ² and Yijun Liu ² , <i>Advanced Module Technology Dept., Shanghai Huali Integrated Circuit Corp., Shanghai, China</i>	

- Cu Post CMP Cleaner Development Utilizing AI System (5-1)** **389**
 Atsushi Mizutani, Akihiko Ohtsu and Tetsuya Kamimura
Electronic Materials Research Laboratories, Fujifilm corporation, Shizuoka, Japan
- Effect of Green Corrosion Inhibitors on the Performance of Copper-Cobalt CMP (5-3)** **392**
 Chao He^{1,2,3,4,5}, Xinhuan Niu^{1,2,3,4,5}, Han Yan^{1,2,3,4,5}, Jianghao Liu^{1,2,3,4,5}, Changxin Dong^{1,2,3,4,5}
 and Xinjie Li^{1,2,3,4,5}
¹*Institute of Microelectronics, Hebei University of Technology, Tianjin, China*
²*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
³*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
⁴*Collaborative Innovation Center for Microelectronics Ultra-precision Processing Materials and Technology, Tianjin, China*
⁵*Engineering Center for Microelectronics Specialized Materials and Devices, Tianjin, China*
- Effect of Green Additive Sarcosine as Inhibitor for Cobalt-Based Copper Interconnect CMP (5-10)** **395**
 Changxin Dong^{1,2,3,4,5}, Xinhuan Niu^{1,2,3,4,5}, Chao He^{1,2,3,4,5}, Xinjie Li^{1,2,3,4,5} and Han Yan^{1,2,3,4,5}
¹*Institute of Microelectronics, Hebei University of Technology, Tianjin, China*
²*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
³*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
⁴*Hebei Province Microelectronics Ultra Precision Processing Materials and Technology Collaborative Innovation Center, Tianjin, China*
⁵*Hebei Microelectronics Special Materials and Device Engineering Center, Tianjin, China*
- Study on the Slurry for Chemical Mechanical Polishing of GaN Wafer (5-9)** **398**
 Yang Liu^{1,2}, Baoguo Zhang^{1,2}, Sihui Qin^{1,2}, Yijun Wang^{1,2}, Wenhao Xian^{1,2}, Min Liu^{1,2}
 and
 Dexing Cui^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Chemical Effect Mechanism in Chemical Mechanical Polishing of Silicon Wafer (5-37)** **401**
 Xuejie Wang¹, Chenwei Wang¹, Xing Li², Lijiao Jiang² and Shuangshuang Lei¹
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Jiangsu Shanshui Semiconductor Technology Co., LTD, Wuxi, China*
- EOE Evolution Processes of Same Step Profile with Different One-Material Polishing Time in CMP (5-41)** **404**
 Lixiao Wu and Changfeng Yan
School of Mechanical & Electrical Engineering, Lanzhou University of Technology, Lanzhou, China
- Effect of Surfactants on CMP Properties of C-, A- and R-Plane Sapphire (5-5)** **407**
 Xinjie Li^{1,2}, Xinhuan Niu^{1,2}, Minghui Qu^{1,2}, Chao He^{1,2} and Changxin Dong^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

- ILD-CMP WAFER EDGE THICKNESS PROFILE STABILITY IMPROVEMENT VIA ACID SILICON OXIDE SLURRY FORMULATION DESIGN (5-15)** **410**
 ZhiJie Zhang, Zhiyang Liang, HongDi Wang, Liang Tian
Semiconductor Manufacturing North China(Beijing) Corporation, Beijing, China
- Dishing Study On Chemical Mechanical Planarization (CMP) (5-13)** **415**
 Huize Du ^{1,2}, Shubin Liu , Yu Yang^{2*} , Hu Li ², Yu Bao ², Jingxun Fang ², Yu Zhang ²
¹School of Microelectronic, Shanghai University, Shanghai, China
²Shanghai Huali Integrated Circuit Corporation, Beijing, China
- Study on Ceria Slurry for Chemical Mechanical Polishing of 4H-SiC (5-16)** **420**
 Sihui Qin^{1,2}, Baoguo Zhang^{1,2*}, Yijun Wang^{1,2}, Yang Liu ^{1,2}, Dexing Cui^{1,2}, Min Liu ^{1,2}
 and Wenhao Xian ^{1,2}
¹
*School of Electronics and Information Engineering, Hebei University of Technology
 Tianjin, China*
²
Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China
- Study On Chemical-Mechanical Synergies in Polishing of Ruthenium (5-24)** **423**
 Hongyu oi, Ping Zhou and Dongming Guo
*State Key Laboratory of High-performance Precision Manufacturing, Dalian University
 of
 Technology, Dalian, China*
- Effects of Polyvinyl Alcohol on Silicon Chemical Mechanical Polishing (5-25)** **426**
 Shuangshuang Lei¹, Chenwei Wang¹ and Shengli Wang²
¹
*School of Electronic Information Engineering, Hebei University of Technology, Tianjin,
 China*
²
Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China
- Study on 28nm Technology Node ILD0-CMP Micro_Scratch Defect Reduction (5-30)** **429**
 Xing Ma , Kailin Wang , Jianwen Yu , Yurong Que , Hu Li , Jingxun Fang and Yu Zhang
*Advanced Module Research & Development Dept., Shanghai Huali Integrated
 Circuit
 Corp., Shanghai, China*
- Feasibility Analysis of Skip Ild Cmp Scheme on 28nm Technology Node (5-32)** **432**
 Fan Chen, Zhen Liu, Shaojia Zhu, Mingfei Yu, Hu Li and Jingxun Fang
Shanghai Huali Integrated Circuit Corporation, Shanghai, China
- A Trade-off Balance Between Cu Corrosion and Cu Oxide Defect (5-33)** **435**
 Lei Zhang
*Advanced Module Technology Dept., Shanghai Huali Integrated Circuit Corp.,
 Shanghai,
 China*

Chapter VI – Metrology, Reliability and Testing

- Jitter Reduction for Multi-GHz ATE up to 20 GHz* (6-59)** 438
D.C. Keezer¹, D. Minier² and H. Li³
¹*Eastern Institute of Technology, Ningbo, China*
²*Boreas Technologies, Bromont, Canada*
³*Tianjin University, Shenzhen Research Institute, Shenzhen, China*
- An Efficient Library for Protocol Test on V93000 (6-5)** 442
Peifeng Ni and Hao Chen
Advantest, Shanghai, China
- Address the challenges of mass production testing for 5G millimeter devices (6-6)** 446
Daniel Sun, Yongjun Hu
Business Development & Center of Expertise, Advantest (China) Co., Ltd., Shanghai, China
- DEEP REINFORCEMENT LEARNING-BASED AUTOMATIC TEST PATTERN GENERATION (6-49)** 451
Wenxing Li^{1,2}, Hongqin Lyu¹, Shengwen Liang^{1*}, Zizhen Liu¹, Ning Lin^{3,5}, Zhongrui Wang^{3,5}, Pengyu Tian¹, Tiancheng Wang^{1,4} and Huawei Li^{1,2,4*}
¹*State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China*
²*University of Chinese Academy of Sciences, Beijing, China*
³*Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong, China*
⁴*CASTEST, Beijing, China*
⁵*ACCESS – AI Chip Center for Emerging Smart Systems, Hong Kong, China*
- Mirroring ATPG Technology for Multi-Core Chips (6-27)** 454
Keqing Ouyang^{1,2}, Minqiang Peng^{1,2}, Jitong Zhou^{1,2}, Guohua Zhou^{1,2} and Youfa Wu^{1,2}
¹*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China*
²*Sanechips Technology Co., Ltd, Shenzhen, China*
- Investigation on the Root Cause of ESD Failure of Large Size WBBGA Package Chip (6-14)** 457
Yunhe Zhang^{1,2}, Shaobing Lin², Shuanshe Chao², Xiao He², Dan Yang² and Na Mei¹
¹*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China*
²*Department of Reliability Engineering, Sanechips Technology Co., Ltd., Shenzhen, China*
- The Influence of Pin Position on CDM Peak Current of Chips Based on Large-Sized CoWoS Package (6-15)** 460
Liyi He^{1,2}, Menghua Wang², Hui Zheng², Xiao He², Dan Yang² and Na Mei¹
¹*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China*
²*Department of Reliability Engineering, Sanechips, Shenzhen, China*

Breakthrough the Test Challenges for the Latest BeiDou Navigation and Satellite Communications Chips (6-11)	463
Bank Liu and Daniel Sun <i>System Application Engineering Department, Business Development & Center of Expertise, Advantest (China) Co., Ltd, Shanghai, China</i>	
Advanced Digital Baseband Signal Generation and Processing Solution for V93000 5G Small Cell Transceiver Testing (6-12)	468
Bank Liu , Daniel Sun and QuanXing Liu <i>System Application Engineering Department, Business Development & Center of Expertise, Advantest (China) Co., Ltd, Shanghai, China</i>	
Various Driver Test Summary on V93000 in Automotive Device (6-18)	473
Lin Yang and Zhu Humphrey <i>Application Development Center, ADVANTEST, Shanghai, China</i>	
A New Fast XRD Apparatus for the Epitaxial Films with a Focusing X-Ray Beam (6-17)	476
Yankun Sun, Yangchun Rong, Hanlin Yu, Ronghui Luo, Trina Wong , Feng Hong and Athena Chang <i>Shenzhen Angstrom Excellence Semiconductor Technology Co. Ltd, Shenzhen, China</i>	
An Efficient Protocol Ate Solution for Driver IC on Advantest T6391 (6-48)	479
Xiang Cai ¹ , Siwen Wang ² and Mingjie Tang ¹ ¹ <i>Advantest (China) Co., Ltd, Shanghai, China</i> ² <i>Huatek Technologies Co., Ltd, Shanghai, China</i>	
Multi-Physics Simulation of Electromigration in Cu Interconnect (6-55)	482
Xuefeng Zhang , Bin Deng , Qingshan Zhang , Qintong Zhang and Guodong Bian <i>Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing , China</i>	
Analysis and Protection Solution for Aging DC-Stress Induced Waveform Distortion Issues (6-32)	486
Haiyong Wang ^{1,2} , Qi Wei ^{1,2} , Jinxin Liu ^{1,2} , Chenfei Wu ^{1,2} , Hailiang Zhang ^{1,2} , Guohua Zhou ^{1,2} and Keqing Ouyang ^{1,2} ¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology</i> ² <i>Sanechips Technology Co., Ltd, Shenzhen, Guangdong, China</i>	
High-Resolution Time Domain Reflectometry in Advanced Package Failure Analysis (6-33)	489
Longhai Liu and Mingye Zhuang <i>Advantest (China) Co., Ltd, Shanghai China</i>	
Reliability Challenges in SiC Components – Performing Dynamic Test Methodologies Like DGS for Meaningful Measurement Results (6-50)	492
Frank Heidemann , Mathias Gebhard and Sandro Strasser <i>SET GmbH, NI, Wangen im Allgäu, Germany</i>	

Study on Failure Mechanism of C4 Bump Solder Excursion in CoWoS Package (6-25)	495
Xixiong Wei ^{1,2} , Xinyi Lin ² , Shilu Zhou ² , Dan Yang ² and Na Mei ¹	
¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China</i>	
² <i>Department of Reliability Engineering, Sanechips Technology Co., Ltd., Shenzhen, China</i>	
A Dynamic Reusable Structure Of I/O Pads For Scan Chains (6-28)	498
Minqiang Peng ^{1,2} , Keqing Ouyang ^{1,2} , Qi Cheng ^{1,2} , Guohua Zhou ^{1,2} and Lei Chen ^{1,2}	
¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China</i>	
² <i>Sanechips Technology Co., Ltd, Shenzhen, China</i>	
A Closed-Loop Chip Fast Binning Technology (6-30)	501
Minqiang Peng ^{1,2} , Keqing Ouyang ^{1,2} , Jiawei Wang ^{1,2} , Xiwu Chen ^{1,2} , Guohua Zhou ^{1,2} and Lei Chen ^{1,2}	
¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China</i>	
² <i>Sanechips Technology Co., Ltd, Shenzhen, China</i>	
A Universal DPAT GUI Solution for Production Test (6-7)	504
Hao Chen, Peifeng Ni and Hua Yang	
<i>Advantest (China) Co., Ltd., Shanghai, China</i>	
A Common Framework Solution for Firmware Test on V93000 ATE Platform (6-13)	507
Chang Yanyan, Chen Tianyu, Jiang Tao and Chen Kai	
<i>SA, Advantest (China) Co., Ltd, Shanghai, China</i>	
Study of Coating Effect on TEM Sample Damage and Elemental Analysis (6-19)	510
Yun Xu, Fan Zhang and Fairy Chen	
<i>Semiconductor Manufacturing International (Shanghai) Corporation Failure Analysis Laboratory, Shanghai, China</i>	
A Universal Auto Configured Efuse Solution on ADVANTEST V93000 ATE Platform (6-20)	514
Wang Yefang, Xia Qingqing	
<i>Advantest (China) Co. Ltd, Shanghai, China</i>	
Influence of FOUP Environment on Defects in Semiconductor Manufacturing (6-23)	517
Weiwei Zhao, Honglin Chen, Yin Long, Kai Wang and Hao Guo	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Streamlining Chip Testing with Simplified Digital Data Acquisition (6-24)	520
Felix Chen	
<i>ADVANTEST, Shanghai, China</i>	
Comparison of Simulation and Test Results of Multi-Type Ring Oscillators on Advanced Process Nodes (6-26)	523
Kuili Chen ^{1,2} , Jian Wang ^{1,2} , Haiyong Wang ^{1,2} , Keqing Ouyang ^{1,2} and Guohua Zhou ^{1,2}	
¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology</i>	
² <i>Sanechips Technology Co., Ltd, Shenzhen, Guangdong, China</i>	

Optimization and Validation of Sampling and TD-GCMS Analysis for Volatile Organic Compounds from Semiconductor Cleaning Coupons (6-31)	526
Ling Wang <i>Ferrotec (Shanghai) Technology Corp., Shanghai, China</i>	
New Generation Test Framework Solution for Complicated Multi-Die Chip on ATE (6-36)	529
Kai Zhou, Changyuan Sha and Yang Liu <i>T-Head Semiconductor Co., Ltd, Alibaba Group, Shanghai, China</i>	
Virtual Measurement Combine OCD and FDC Through Optimized Random Forest Machine Learning Algorithm Assists on Post Etching Monitor (6-37)	532
Qingyun Yang, Michael Meng, Alex Zheng, Paul Lin, Kevin Gai and Osim Chen <i>SiEn (Qingdao) Integrated Circuits Co., Ltd, Qingdao, China</i>	
Study on STEM EDS for GeSi Atomic Layer Interface Identified and Concentration Quantified (6-39)	535
Fan Zhang and Yun Xu <i>Semiconductor Manufacturing International (Shanghai) Corporation, Shanghai, China</i>	
An optimized ADC&DAC test solution from SmartScale MCx to ExaScale WSMX (6-40)	539
Tianyu Zhang <i>Advantest (China) Co., Ltd, Shanghai China</i>	
Spectra Machine Learning for the Prediction of Sheet Resistance and Capacity (6-41)	542
Alex Zheng, Michael Meng, Shang Li, Kevin Gai and Osim Chen <i>SiEn (Qingdao) Integrated Circuits Co., Ltd, Qingdao, China</i>	
A New Multi-Mode X-Ray Fluorescence Apparatus for Both Blanket and Pattern Wafer Film Metrology (6-44)	545
Yuxiang Huang, Xujun Li, Yanqiao Feng, Ronghui Luo, Zhijun Chen, Trina Wong, Feng Hong and Athena Chang <i>Shenzhen Angstrom Excellence Technology Co. Ltd, Shenzhen, China</i>	
The Influence of Metal Barrier Punch Through Process on Dielectric Reliability at 55nm CMOS Node (6-45)	548
Chenxiao Xu ^{1,2} , Luhao Zhou ² , Dawei Gao ^{1,2} and Yunlong Li ^{1,2,3}	
¹ College of Integrated Circuits, Zhejiang University, Hangzhou, China	
² Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China	
³ State Key Laboratory of Silicon and Advanced Semiconductor Materials, Zhejiang University, Hangzhou, China	
Sample Preparation Method for In-Situ TEM Analysis in Integrated Circuits (6-61)	551
Guoyang Ye, Xianfeng Chen, Tong Wu and Xiaoyu Li <i>Semiconductor Manufacturing International (Shanghai) Corporation Failure Analysis Laboratory, Shanghai, China</i>	

Chapter VII – Packaging and Assembly

- Challenges of Semiconductor Micro Via Fabrication Technology for 3D Chiplet Interconnect (7-12)** 555
Yasuhiro Morikawa
ULVAC Inc., Susono, Shizuoka, Japan
- Comprehensive Investigation of Insufficient IMC in SOIC Through Advanced Statistical Analysis (7-2)** 558
Jingwei Sun¹, JW Seah² and VK Leong²
¹*NXP Semiconductors, Suzhou, Jiangsu, China*
²*NXP Semiconductors, Kuala Lumpur, Malaysia*
- Study on ELK Dielectric Reliability During the Solder Reflow Process Based on Finite Element Simulations* (7-3)** 561
Jialin Zheng^{1,2}, Yunong Zhao², Zhuqiu Wang², Shaobin Lin², Dan Yang² and Na Mei¹
¹*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, Shenzhen, China*
²*Department of Reliability Engineering, Sanechips Technology Co., Ltd., Shenzhen, China*
- A Modularized Thermal Test Chip Design and Verification (7-7)** 565
Jianjun Sun^{1,2}, Deping Wang³, Shiyong Zhou³, Bin Yan^{2*}, Yelei Xie², Jian Pang², Guangyao Li² and Keqing Ouyang²
¹*State Key Laboratory of Mobile Network and Mobile Multimedia Technology, ZTE Corporation, Shenzhen, China*
²*Department of Packaging and Testing, Sanechips Technology CO., Ltd., Shenzhen, China*
³*China FAW Group Co., Ltd.*
- Improvement of Warping Simulation Accuracy and Influence Factors Analysis in FCBGA Package (7-5)** 569
Yubo Wang¹, Bin Yan², Bin Yu¹, XiaoDong Tan¹, Jian Pang¹ and GuangYao Li¹
¹*Department of Packaging and Testing, Sanechips Technology Co., Ltd., Shenzhen, Guangdong, China*
²*State Key Laboratory of Radio Frequency Heterogeneous Integration, Sanechips Technology Co., Ltd., Shenzhen, Guangdong, China*
- Evaluating 224G SI Performance of Vertical Interconnections on Package Substrate and PCB (7-9)** 574
Kai Yuan¹, Xinxin Dong¹, Liyang Xu¹, Ming Xia¹ and Jianguo Zhang^{1,2}
¹*Department of Packaging and Testing, Sanechips, Shenzhen, China*
²*State Key Laboratory of Radio Frequency Heterogeneous Integration*
- Heat Transfer Improvement of Phase Change Material with Metal Foam (7-10)** 580
Qixin Zhang, Minghe Wang, Zhiying Huang, Yong Zhang and Yan Zhang
School of Mechatronics Engineering and Automation, Shanghai University, Shanghai, China

Chapter VIII – MEMS, Sensors and Emerging Semiconductor Technologies

- A Graphene Field Effect Transistor (GFET) Based Integrated Biosensor System for Point-Of-Care Application (8-27)** **583**
Ziyang Zhu, Biyu Guo¹, Jiangyang Wang, Feige Lou and Ye Lu
¹*State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China.*
- Advanced Spectral Sensing Methods for Process Monitoring Applications* (8-15)** **586**
Ray Saupe¹, Jörg Martin¹, Ronny Otto¹, Alexander Weiß¹, Volker Stock² and Yuichiro Shimizu³
¹*Fraunhofer Institute for Electronic Nano Systems, Chemnitz, Germany*
²*TQ Systems GmbH, Chemnitz, Germany*
³*Shinko Electric Industries CO., LTD., Nagano, Japan*
- TSV Integrated and Pattern Recognition Based Multimode Degenerated Low-Power 3-Dimensional Smart Sensing Chips (8-33)** **590**
Simian Zhang¹, Xiaonan Deng¹, Yuqi Wang¹, Yifei Wu¹, Shengxian Ke¹, Jianing Liu¹, Yuchun Lin¹, Zeli Wang¹, Zhengcao Li¹ and Chen Wang^{1,2}
¹*State Key Laboratory of New Ceramics and Fine Processing, Key Laboratory of Advanced Materials of Ministry of Education, School of Materials Science and Engineering, Tsinghua University, Beijing, China*
²*Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China*
- SPAD-Based Line Sensor IC for Chemiluminescence Assays in Microfluidic Channels (8-24)** **594**
Alexander Zimmer¹, Benjamin Saft², Maximilian Wiener², Jakob Hampel², Mirjam Skadell¹ and Eric Schäfer²
¹*X-FAB Global Services GmbH, Erfurt, Germany*
²*IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH (IMMS GmbH), Ilmenau, Germany*
- Newly Developed Low-Reflectivity Black Resist with High Optical Density (8-28)** **597**
Hiroaki Idei, Teppei Abe and Yoshinori Taguchi
Electronic Materials Research Laboratories, Fujifilm Corporation, Yoshida, Shizuoka, Japan
- UV-C Light Detection with High Performance Photodiodes Integrated in a 0.18 µm Modular CMOS Foundry Technology (8-20)** **600**
Daniel Gäbler¹, Pablo F. Siles¹ and Ai Qiang²
¹*X-FAB Global Services GmbH, Erfurt, Germany*
²*X-FAB Sarawak Sdn. Bhd., 1 Silicon Drive, Sama Jaya Free Industrial Zone, Malaysia*
- Design and Experiment of a Micro Planar Linear Motor Equipped with Electromagnetic Guide (8-16)** **603**
Anyuan Pan, Chao Zhi and Ying Zhang
Dealour Electric Co., Ltd, Jiaxing, China

- Performance Enhancement of CMOS Microbolometer with Metal-Insulator-Metal Absorbers (8-17)** 606
 Jie Liu¹, Wenbin Zhou¹, Jiang Lan¹, Ke Wang¹, Yiming Liao², Feng Yan¹ and Xiaoli Ji¹
¹*School of Electronic Science and Engineering, Nanjing University, Jiangsu, China*
²*School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing, China*
- Performance-Enhanced CMOS Polysilicon Microbolometer with Narrow Supporting Arms (8-18)** 609
 Wenbin Zhou¹, Yaozu Guo¹, Jiang Lan¹, Yuhao Zhai² and Ke Wang¹
¹*School of Electronic Science and Engineering, Nanjing University, Jiangsu, China*
²*School of Chemistry and Chemical Engineering, Nanjing University, Nanjing, China*
- Design of Arbitrarily Polarized CMOS Terahertz Detector Based on Plasmonic Antenna (8-19)** 613
 Ke Wang¹, Yiming Liao², Jiang Lan¹, Feng Yan¹ and Xiaoli Ji¹
¹*School of Electronic Science and Engineering, Nanjing University, Jiangsu, China*
²*School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing, China*
- Investigation of Electrical Characteristics of a Fabricated LGAD Detectors at High and Low Temperatures (8-21)** 616
 Yupeng Lu^{1,2,3}, Peng Sun^{1,2,3}, Gangping Yan^{1,2,3}, Luoyun Zhang^{1,2,3}, Yanyu Yang^{1,2,3}, Shuang Liu^{1,2,3}, Gaobo Xu^{1,2} and Huaxiang Yin^{1,2,3}
¹*Integrated Circuit Advanced Process R&D Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China*
²*State Key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China*
³*School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, China*
- An Intelligent General-Purpose Circuit and System for Broad Sensor Array-Based Applications (8-26)** 619
 Junye Li¹, Siwei Huang¹, Jiaheng Han¹, Lidong Wu², Xiaojin Zhao¹, Wei Xu¹ and Xiaofang Pan¹
¹*College of Electronic and Information Engineering, Shenzhen University, Shenzhen, China*
²*Fisheries Engineering Institute, Chinese Academy of Fishery Sciences, Beijing, China*
- Colloidal Quantum Dot Enhanced Short-Wavelength Infrared Absorption of Avalanche Photodetectors (8-29)** 623
 Qianchuan Yi¹, Binbin Huang², Jiayi Wang¹, Bin Sun³, Tao Wang¹, Yuanjun Guan¹, Li Zhang², Wenxin Jiang¹, Xiaopu Gu¹, Tianyan Han² and Lilei Hu^{1,2}
¹*School of Microelectronics, Shanghai University, Shanghai, China*
²*Shanghai Industrial μ Technology Research Institute, Shanghai, China*
³*Nanjing University of Posts and Telecommunications, Nanjing, China*

Sources of Dark Current in Backscattered Electron Detectors and a Novel Multiple Guard Ring Design to Lower It (8-30) 626

Tao Wang¹, Yuanjun Guan¹, Jiayi Wang¹, Qianchuan Yi¹, Li Zhang², Binbing Huang², Yanwei Sun², Tianyan Han² and Lilei Hu^{1,2}

¹*School of Microelectronics, Shanghai University, Shanghai, China*

²*Shanghai Industrial μ Technology Research Institute, Shanghai, China*

Chapter IX – Design and Automation of Circuit and Systems

A Customized Model for Defending Against Adversarial Attacks (9-31) 629

Jiang Sun and Pingqiang Zhou

School of Information Science and Technology, ShanghaiTech University, Shanghai, China

Logic Synthesis for XOR-AND Graphs Via Reed-Muller Representations (9-21) 632

Sen Liu, Hongwei Zhou, Yinshui Xia, Lunyao Wang and Zhufei Chu

EECS, Ningbo University, Ningbo, China

Integration of Shift-Left Updates into Logic Synthesis and Macro Placement (9-24) 635

Xinfei Guo^{1,2}, Xiaotian Zhao¹ and Linyu Zhu¹

¹*University of Michigan– Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China*

²*State Key Laboratory of Integrated Chips and Systems (SKLICS), Fudan University, Shanghai, China*

TimingDTH: Timing-Driven Placement with Deep Three-Head Reinforcement Learning (9-33) 638

Liyi Yuan¹, Shuai Yuan¹, Dengwei Zhao², Qinwei Wang², Shikui Tu² and Yanan Sun¹

¹*Dept. of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China*

²*Dept. of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China*

Decoupling Capacitor Optimization For 2.5d-Ics with Deep Reinforcement Learning Technique (9-32) 641

Haiyang Feng¹, Zhiping Yu^{1,2}, Leilai Shao³ and Xiaolei Zhu¹

¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*

²*College of Integrated Circuit, Tsinghua University, Beijing, China*

³*School of Mechanic Engineering, Shanghai Jiaotong University, Shanghai, China*

A Hardware Accelerator for Sparse Computing Based on NVDLA (9-14) 644

Yizhou Chen, De Ma and Jiada Mao

School of Micro-Nano-Electronics, Zhejiang University, China

Integer Arithmetic-Based and Activation-Aware GELU Optimization for Vision Transformer (9-9) 647

Zihan Zou, Chen Zhang, Shikuang Chen, Hui Kou and Bo Liu

School of Integrated Circuit, Southeast University, Nanjing, China

Preemptive FPGA Scheduling Based on Dynamic Partial Reconfiguration (9-22)	650
Xiaotian Shi, An Zou <i>UM-SJTU JI, Shanghai Jiao Tong University, China</i>	
A 16-Bit 8MSPS SAR ADC with a Configurable Low-Power Comparator (9-13)	653
Yidan Liang ¹ , Di Wang ² , Lingran Pan ¹ and Feijun Zheng ¹ ¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i> ² <i>Pride Silicon Technology Co., Ltd, Hangzhou, China</i>	
Data Flow Graph Partitioning Method for CGRA Temporal Mapping Based on Bayesian Optimization (9-5)	656
Yihan Hu, Jiangnan Li, Wenbo Yin, Lingli Wang and Wai-Shing Luk <i>State Key Laboratory of ASIC & System, Shanghai, China</i>	
Verification of 400 GbE on an FPGA Platform with Optical Modules (9-6)	659
Xiaoli Fang ¹ , Chun-Zhang Chen ^{1,2} , Xuhui Liu ¹ , Liang Wang ¹ , Weitao Wu ^{1,3} , Quan Pan ^{1,3} and Hanming Wu ^{1,2} ¹ <i>Peng Cheng Laboratory, Shenzhen, China</i> ² <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i> ³ <i>School of Microelectronics, Southern University of Science and Technology, Shenzhen, China</i>	
A Transient Enhanced Output Capacitor-Less LDO with Adaptive Biasing and Spike Reduction (9-7)	662
Qianxi Cheng, Chaorun Li, Chen Zhang, Linfeng Zhong and Xin'an Wang <i>School of Electronic and Computer Engineering, Peking University, Shenzhen, China</i>	
Design of Large-Scale Power Battery Safety Monitoring System (9-8)	665
Zixiang Yan ^{1,2} , Hanbo Yu ^{1,2} , Qiang Xiao ^{1,2} , Huipin Lin ^{1,3} and Mingyu Gao ^{1,2} ¹ <i>School of Electronic Information, Hangzhou Dianzi University, Hangzhou, China</i> ² <i>Key Laboratory of Equipment Electronics Research, Hangzhou, China</i> ³ <i>College of Electrical Engineering, Zhejiang University, Hangzhou, China</i>	
Design of a 10-BIT 100MSPS SAR ADC (9-10)	668
Chaorun Li ¹ , Junwei Wang ¹ , Qianxi Cheng ¹ , Xinan Wang ¹ and Xing Zhang ² ¹ <i>Shenzhen Graduate School, Peking University, Shenzhen, China</i> ² <i>School of Integrated Circuits, Peking University, Beijing, China</i>	
Runtime Configurable Approximate Computing System for Simulated Annealing Algorithm (9-11)	671
Jian Shi ¹ and Weikang Qian ^{1,2} ¹ <i>University of Michigan-SJTU Joint Institute and</i> ² <i>MoE Key Lab of AI, Shanghai Jiao Tong University, China</i>	
An 18.3~42.1GHz Octave Frequency Tuning Class-C Quadcore VCO Achieving 204.5 dBc/Hz FOMT (9-12)	674
Shan Lu ^{1,2} , Danyu Wu ³ , Da Fu ^{1,2} , Yuzhen Zhang ¹ , Xuan Guo ¹ , Heng Zhang ^{1,2} and Xinyu Liu ¹ ¹ <i>Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China</i> ² <i>School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing, China</i> ³ <i>AcelaMicro Co.,Ltd., Suzhou, China</i>	

- Effective Resistance Estimation for Large Circuits Using Random Walk Algorithm (9-15)** 677
 Jinyu Zhang, Xuan Xiao, Xiaomeng Jiao, Minghou Cheng, Xiaolue Lai and Zhenya Zhou
Empyrean Technology Co., Ltd, Beijing, China
- A Novel Smart Sampling Approach with Broader Compatibility in Semiconductor Manufacturing (9-20)** 680
 Tianyue Lai, Xiaolei Zhang and Yanqiu Zhang
Fujian Jinhua Integrated Circuit Co., Ltd., Quanzhou, China
- Designing and Accelerating Spiking Neural Network based on High-level Synthesis (9-25)** 683
 Heng Zi¹, Kang Zhao¹ and Wei Zhang²
¹*Beijing University of Posts and Telecommunications, Beijing, China*
²*The Hong Kong University of Science and Technology, Hong Kong, China*
- Stochastic Computing Hardware Design and Optimization for Convolutional Neural Networks (9-27)** 686
 Zhinan Chen¹, Haoyu wang¹, Yiming Xu¹, Zili Li¹, Yudi Zhao² and Shisheng Xiong¹ ¹*Micro Nano System Center, School of Information Science and Technology, Fudan University, Shanghai, China*
²*Key Laboratory of the Ministry of Education for Optoelectronic Measurement Technology and Instrument, Beijing Information Science and Technology University, Beijing, China*
- A 106tops/W SRAM Compute-In-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI (9-28)** 689
 Yiqi Meng¹, Yekuan Chen¹, Yiling Chen¹, Guoquan Sun³, De Ma² and Xiaolei Zhu¹ ¹*Institute of VLSI Design, School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
²*College of computer science and technology, Zhejiang University*
³*Zhejiang Lab, Hangzhou, China*
- APPLICATION OF COMMUNITY DETECTION BASED PARALLEL MOEA/D ALGORITHM IN RF POWER AMPLIFIER CIRCUIT DESIGN (9-29)** 692
 Jiejun Zhou¹, Yunhao Li², Jiarui Bao¹, Yifan Xu¹, Hongtao Xu^{2*}, Ye Lu^{1*}
¹*State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China*
²*School of Microelectronics, Fudan University, Shanghai, China*
- A HARDWARE ACCELERATOR OF THE CONVOLUTIONAL SPIKE NEURAL NETWORK BASED ON STDP ONLINE LEARNING (9-30)** 695
 Qinxin Chen¹, Xiao Dong², De Ma² and Xiaolei. Zhu^{1*}
¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
²*College of computer science and technology, Zhejiang University, Hangzhou, China*

Chapter X – AI and IC Manufacturing

- A NOVEL DES ENCRYPTION CIRCUIT BASED ON RRAM XOR GATES (10-32)** 698
Haoxiong Bi^{1#}, Jiabao Ye^{1#}, Yuejun Zhang^{2&}, Bing Chen^{1, 3*}
¹*School of Micro- and Nano-Electronics, Zhejiang University, Hangzhou, China*
²*Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China*
³*Hangzhou Research Institute of Xidian University, Hangzhou, China*
- A Physical Based 2D Monte Carlo Simulation of MO-ECRAM Programming for Device Optimization (10-40)** 701
Haotong Zhu, Peng Huang, Xiaoyan Liu and Jinfeng Kang
School of Integrated Circuits, Peking University, Beijing, China
- Universal Process Migration Solution of MAGICAL for Analog IC Layout Automation (10-37)** 704
Yufeng Wei¹, Yifan Xu¹, Keren Zhu² and Ye Lu¹
¹*State Key Lab. of Integrated Chips and Systems and School of Information Science and Technology, Fudan University, Shanghai, China*
²*Department of Computer Science and Engineering at The Chinese University of Hong Kong, Hong Kong, China*
- Metal-Oxide-Metal Capacitor Simulation and Modeling by Virtual Fabrication (10-4)** 707
Qingpeng Wang, Yu Jia Zhong, Quan Deng, Pengfei Lyu, Lifei Sun, Yu De Chen, Jacky Huang, Benjamin Vincent, Ivan Chakarov and Joseph Ervin
Lam Research Company, Shanghai, China
- A SelectiveNet-based Method for Defect Classification in Semiconductor Manufacturing (10-46)** 710
Qian Jin¹, Yibo Qiao¹, Yining Chen^{1,2}, Cheng Zhuo¹ and Qi Sun¹
¹*School of Micro-Nano Electronics, Zhejiang University, China*
²*HIC-ZJU, China*
- A.I. Driven Process Control by Machine Learning Based Virtual Metrology for High Product Mix Manufacturing (10-21)** 713
Hyung Joo Lee¹, Sanghyun Choi¹, Nathan Greenelch², Srividya Jayaram², Shiwei Zhang³, Qijian Wan³ and Chunshan Du³
¹*Siemens EDA, Digital Industries Software, Seongnam, Gyeonggi, Republic of Korea* ²*Siemens EDA, Digital Industries Software, Wilsonville, OR, USA*
³*Siemens EDA, Digital Industries Software, Shanghai, China*
- Machine Learning Technologies for Semiconductor Manufacturing (10-25)** 716
Lifei Sun, Pengfei Lyu, Xiao Zhang, Junjie Wu, Qingpeng Wang, Joseph Ervin and Yushan Chi
Lam Research Service Co., Ltd., Shanghai, China
- Deep-Learning-Based Proxy Modeling for Microscopic Process of Plasma Etching (10-22)** 723
Shuhang Chen¹, Yujun Liu¹, Dong Ni²
¹*College of Control Science and Engineering, Zhejiang University, Hangzhou, China* ²*School of Mirco-Nano Electronics, Zhejiang University, Hangzhou, China*

Predicting Material Removal Rate in Chemical Mechanical Polishing (CMP) Using Explainable Machine Learning Methods (10-33)	728
Jiahui Zuo ¹ , Zeyang Chen ¹ , Yuanzheng Cui ^{1,2} , Yongpeng Cheng ^{1,2} , Yitao Ma ^{1,2} , Huixin Chen ³ , Shaowei Chen ³ , Guodong Zhou ^{1,2} and Dawei Gao ^{1,3}	
¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
² <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China</i>	
³ <i>Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China</i>	
α-In₂Se₃/MoTe₂ heterojunction for p-type junction field-effect transistors with ferroelectric memory characteristics (10-44)	731
Tianjiao Zhang ^{1,2} and Yuda Zhao ^{1,2}	
¹ <i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
² <i>ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hangzhou, China</i>	
Investigation of the Carrier Velocity in Short Channel Ge MOSFET with NiGe Metal Source/Drain (10-48)	734
Jing Yan, Junkang Li and Rui Zhang	
<i>School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China</i>	
A First-Principles Study on the Stable Phase in Yttrium-Doped HfO₂ (10-42)	737
Xiaomin Xiao, Chenxi Yu, Fei Liu and Jinfeng Kang	
<i>School of Integrated Circuits, Peking University, Beijing, China</i>	
Tiny Neural Network Representing MOSFET Physical Effect Sub-Model (10-41)	740
Shuhan Wang, Zheng Zhou, Xiaoyan Liu and Xing Zhang	
<i>School of Integrated Circuits, Peking University, Beijing, China</i>	
Anomaly Detection of CDSEM Images (10-24)	743
Meng Xue, Guiyun Mao, Yong Wang, Xu Chen and Zhengying Wei	
<i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
PMOS Leakage Reduction Through SiGe Morphology & IMP Profile Fine Tune (10-26)	746
Wenzhao Fu, Bohan Jiang, Cong Lin and Ying Xu	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
The Defect Formation and Reduction of 55nm Ultra-low Power (55ULP) BEOL Process (10-27)	750
Qing Mao, Chao Han and Jinfeng Wang	
<i>Shanghai Huali microelectronics Corporation, Shanghai, China</i>	
A Novel GAN-Based Data Augmentation Algorithm for Semiconductor Defect Inspection (10-28)	755
Yang Liu ¹ , Yuanjun Guan ¹ , Tianyan Han ² , Can Ma ¹ , Jiayi Wang ¹ , Tao Wang ¹ , Qianchuan Yi ¹ and Lilei Hu ^{1,2}	
¹ <i>School of Microelectronics, Shanghai University, Shanghai, China</i>	
² <i>Shanghai Industrial μTechnology Research Institute, Shanghai, China</i>	

- Convolutional Neural Network (CNN) Based Process Window Analysis for Lithography (10-34)** 758
 Zeyang Chen¹, Jiahui Zuo¹, Tianhao Huang¹, Pan Liu¹, Yuanzheng Cui^{1,2}, Sheng Li³ and Guodong Zhou^{1,2}
¹*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou, China*
³*Zhejiang ICsprout Semiconductor Co., Ltd, Hangzhou, China*
- Structure Optimization of 4X nm NOR Flash for Improving Cell Performance (10-36)** 761
 Jiayu Ma, Lu Wang, Chengdong Liang and Jun Qian
Shanghai Huali Integrated Circuit Corporation, Shanghai, China
- Improved EM Performance by Adjusting Etching Profile of Top Metal for 28HK Metal Gate Process (10-38)** 764
 Zherui Cao, Chunshan Zhao, Wuzhi Zhang, Xiaolin Xu and Yamin Cao
Shanghai Huali Integrated Circuit Corporation, Shanghai, China
- Digitalization Solutions for Automated Material Handling Systems in Semiconductor Smart Factories (10-39)** 766
 Ruiji Wang
Semiconductor AMHS R&D Center, Huaxin (Jiaxing) Intelligent Manufacturing Co., LTD, Jiaxing, China
- A Method for Predicting the Film Thickness of IC Deposited Films Based on FCBF-Cat Boost (10-51)** 770
 Yu Cai¹, Yumeng Shi², Shiqi Wang¹ and Yining Chen¹
¹*School of Microelectronics, University of Science and Technology of China, Hefei, China*
²*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
- High Performance Wafer Defect Classification Model Based on Feature Fusion and RGB SEM Images (10-53)** 773
 Zhongyu Shi¹, Zhouzhouzhou Mei², Lichao Zeng¹ and Yining Chen²
¹*School of Microelectronics, University of Science and Technology of China, Hefei, China*
²*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*
- Model of Organic Ferroelectric Transistors for Neural Networks (10-59)** 776
 Kairui Ding¹, Changqing Li¹, Haoyang Luo¹, Ruixian Song¹, Ziwei Liu¹, Wenkai Tan¹, Zhiqi Xu¹, Yuanyuan Zhu¹, Run Li² and Huabin Sun^{1,2}
¹*College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing, China*
²*Guangdong Greater Bay Area Institute of Integrated Circuit and System Guangzhou, China*