

# **2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2024)**

**Tokyo, Japan  
17-19 April 2024**



**IEEE Catalog Number: CFP24COL-POD  
ISBN: 979-8-3503-8415-4**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***


IEEE Catalog Number:	CFP24COL-POD
ISBN (Print-On-Demand):	979-8-3503-8415-4
ISBN (Online):	979-8-3503-8414-7
ISSN:	2167-9657

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

*IEEE Symposium on Low-Power and High-Speed Chips and Systems*



# **2024 IEEE COOL Chips 27**

*Takeda Hall, The University of Tokyo, Japan  
April 17-19, 2024*

## **Final Program and Proceedings**

<i>Message from the Steering Committee Chair</i>	i
<i>Message from the Organizing Committee Chair</i>	ii
<i>Message from the Program Committee Chairs</i>	iv
<i>List of the Committees Members</i>	vi
<i>Final Program</i>	ix
<i>Special Session Speaker's Biography</i>	xix
<i>Keynote &amp; Invited Speaker's Biography</i>	xxii
<i>Supporting Organization List</i>	xxviii

# TABLE OF CONTENTS

MRCA: Multi-grained Reconfigurable Cryptographic Accelerator for Diverse Security Requirements.....	1
<i>Pham Hoai Luan, Hai Hau Nguyen, Vu Trung Duong Le, Thi Diem Tran, Tuan Hai Vu, Thi Hong Tran, Yasuhiko Nakashima</i>	
SLMLET: A RISC-V Processor SoC with Tightly-Coupled Area-Efficient eFPGA Blocks .....	7
<i>Takuya Kojima, Yosuke Yanai, Hayate Okuhara, Hideharu Amano, Morihiko Kuga, Masahiro Iida</i>	
FPGA-based Low Power Acceleration of HARK Sound Source Localization .....	13
<i>Zirui Lin, Katsutoshi Itoyama, Kazuhiro Nakadai, Hideharu Amano</i>	
ISP Parameter Optimization and FPGA Implementation for Object Detection in Low-Light Conditions .....	19
<i>Kento Mishima, Naoya Niwa, Kazutoshi Wakabayashi, Hiroe Iwasaki</i>	
A Low-power and Real-time Semantic LiDAR SLAM Processor with Point Neural Network Segmentation and kNN Acceleration for Mobile Robots .....	22
<i>Jueun Jung, Seungbin Kim, Bokyoung Seo, Wuyoung Jang, Sangho Lee, Jeongmin Shin, Donghyeon Han, Kyuho Jason Lee</i>	
A Low-power and Real-time Neural-Rendering Dense SLAM Processor with 3-Level Hierarchical Sparsity Exploitation .....	25
<i>Gwangtae Park, Seokchan Song, Haoyang Sang, Dongseok Im, Donghyeon Han, Sangyeob Kim, Hongseok Lee, Hoi-Jun Yoo</i>	
COOL CHIPS 2024 Panel Discussion.....	28
<i>Yasuhiko Nakashima, Stefano Ambrogio, Kyomin Sohn, Hoi-Jun Yoo, Yu-Guang Chen</i>	
Bit-Separable Radix-4 Booth Multiplier for Power-Efficient CNN Accelerator .....	30
<i>Seunghyun Park, Daejin Park</i>	
Power-Efficient Acceleration of GCNs on Coarse-Grained Linear Arrays .....	36
<i>Dohyun Kim, Koki Asahina, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima</i>	
A 22 nm 10 TOPS Mixed-Precision Neural Network SoC for Image Processing with Energy-Efficient Dilated Convolution Support.....	41
<i>Simon Friedrich, Robert Wittig, Emil Matus, Darius Grantz, Martin Zeller, Jens Benndorf, Gerhard Fettweis</i>	
Template-Based Automatic Library Function Generation with Halide for Compute-Intensive Simulink Models .....	44
<i>Qi Li, Masato Eda</i>	
Branch Divergence-Aware Flexible Approximating Technique on GPUs.....	50
<i>Reoma Matsuo, Yuya Degawa, Hidetsugu Irie, Shuichi Sakai, Ryota Shioya</i>	
A Microservice Scheduler for Heterogeneous Resources on Edge-Cloud Computing Continuum.....	56
<i>Daiki Saito, Siyi Hu, Yukinori Sato</i>	

NoPIM: Functional Network-on-Chip Architecture for Scalable High-Density Processing-in-Memory-based Accelerator .....	62
<i>Sangjin Kim, Zhiyong Li, Soyeon Um, Wooyoung Jo, Sangwoo Ha, Sangyeob Kim, Hoi-Jun Yoo</i>	
A Low-Power Neural Graphics System for Instant 3D Modeling and Real-Time Rendering on Mobile AR/VR Devices.....	65
<i>Junha Ryu, Hankyul Kwon, Wonhoon Park, Zhiyong Li, Beomseok Kwon, Donghyeon Han, Dongseok Im, Sangyeob Kim, Hyungnam Joo, Minsung Kim, Hoi-Jun Yoo</i>	
Reinforcement Learning Hardware Accelerator using Cache-Based Memoization for Optimized Q-Table Selection .....	68
<i>Muhammad Sulthan Mazaya, Eko Mursito Budi, Infall Syafalni, Nana Sutisna, Trio Adiono</i>	

**Author Index**