

2024 IEEE Custom Integrated Circuits Conference (CICC 2024)

**Denver, Colorado, USA
21-24 April 2024**



**IEEE Catalog Number: CFP24CIC-POD
ISBN: 979-8-3503-9407-8**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24CIC-POD
ISBN (Print-On-Demand):	979-8-3503-9407-8
ISBN (Online):	979-8-3503-9406-1
ISSN:	0886-5930

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION 5: ADVANCES IN RF/MMWAVE WIRELESS TRANSCEIVERS

Interferer-Tolerant RX Front-End Architectures	1
<i>Danilo Manstretta</i>	
A Beamforming Receiver Using a Time-Modulated LO-Path Vector Modulator Achieving Amplitude and Phase Control with 0.2 dB RMS Gain Error and 1.4 Degree RMS Phase Error.....	9
<i>Petar Barac, Matthew Bajor, Tanbir Haque, Peter R. Kinget</i>	
A 4x4 5-6GHz CMOS Wi-Fi Transceiver Front-End for Fiber-To-The-Room with Analog Beamforming Achieving 27dBm 1024 QAM MCS11 EIRP and -45dB EVM Floor.....	11
<i>Xin Lei, Xinhao Zheng, Yiqian Nie, Xinke Huang, Kun Fu, Yukun He, Xiaoyan Gui</i>	
A -10.1dBm IIP3, 0.3-40GHz Receiver Using Hybrid-Path Band-Selection with Reduced LO Coverage Bandwidth Supporting 480Mb/s 4096-QAM and 7.2Gb/s 64-QAM Modulation.....	13
<i>Changxuan Han, Xun Luo</i>	

SESSION 7: MIXED-SIGNAL COMPUTE IN MEMORY

MixCIM: A Hybrid-Cell-Based Computing-In-Memory Macro with Less-Data-Movement and Activation-Memory-Reuse for Depthwise Separable Neural Networks.....	15
<i>Xin Qiao, Jiahao Song, Youming Yang, Renjie Wei, Xiyuan Tang, Meng Li, Runsheng Wang, Yuan Wang</i>	
A 28nm 8928Kb/mm ² -Weight-Density Hybrid SRAM/ROM Compute-In-Memory Architecture Reducing >95% Weight Loading from DRAM.....	17
<i>Guodong Yin, Yiming Chen, Mingyen Lee, Xirui Du, Yue Ke, Wenjun Tang, Zhonghao Chen, Mufeng Zhou, Jinshan Yue, Huazhong Yang, Hongyang Jia, Yongpan Liu, Xueqing Li</i>	
A 10T2C Capacitive SRAM-Based Computing-In-Memory Macro with Array-Embedded DAC and Shift-And-Add Functions	19
<i>Eunhwan Kim, Hyunmyung Oh, Jehun Lee, Jihoon Park, Myeongeun Kwon, Jae-Joon Kim</i>	
A 28nm 16kb Aggregation and Combination Computing-In-Memory Macro with Dual-Level Sparsity Modulation and Sparse-Tracking ADCs for GCNs	21
<i>Zhaoyang Zhang, Zhichao Liu, Feiran Liu, Yinhai Gao, Yuchen Ma, Yutong Zhang, An Guo, Tianzhu Xiong, Jinwu Chen, Xi Chen, Bo Wang, Yuchen Tang, Xingyu Pu, Xing Wang, Jun Yang, Xin Si</i>	
A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC.....	23
<i>Pengyu He, Yuanzhe Zhao, Heng Xie, Yang Wang, Shouyi Yin, Li Li, Yan Zhu, R. P. Martins, Chi-Hang Chan, Minglei Zhang</i>	
A 131TOPS/W 8b ACIM Exploiting Weight-Embedded Auto-Accumulation and Supporting Symmetric Quantization Networks	25
<i>Wei He, Puyi Bai, Hongyang Luo, Zhenghao Jin, Han Wu, Junyi Zhang, Xingchen Chao, Haiqi Liu, Yajuan He, Qiang Li</i>	

A 28nm 157TOPS/W 446.9Kb/mm ² Compute-In-Memory SRAM Macro with Analog-Digital Hybrid Computing for Deep Neural Network Inference	27
<i>Sangsu Jeong, Juyoung Oh, Dongsuk Jeon</i>	

SESSION 8: EMERGING SYSTEMS AND INTEGRATION TECHNIQUES

Silicon Photonics Chip I/O for Ultra High-Bandwidth and Energy-Efficient Die-To-Die Connectivity	29
<i>Yuyang Wang, Songli Wang, Robert Parsons, Asher Novick, Vignesh Gopal, Kaylx Jang, Anthony Rizzo, Chia-Pin Chiu, Kaveh Hosseini, Tim Tri Hoang, Sergey Shumarayev, Keren Bergman</i>	
Leveraging Micro-Bump Pitch Scaling to Accelerate Interposer Link Bandwidths for Future High-Performance Compute Applications	37
<i>Walker J. Turner, John W. Poulton, Yoshinori Nishi, Xi Chen, Brian Zimmer, Sanquan Song, John M. Wilson, William J. Dally, C. Thomas Gray</i>	

SESSION 9: POWER MANAGEMENT TECHNIQUES

A Pseudo-Adiabatic Switched-Capacitor Gate Driver for Si and GaN FETs Achieving >5x Power Reduction	44
<i>Yanqiao Li, Ziyu Xia, Jason T. Stauth</i>	
A 3-Phase Resonant Current-Mode Wireless Power Receiver with Residual-Free Energy Delivery and Digital-Assisted ZVS Achieving 94.5% Efficiency	46
<i>Tianqi Lu, Sijun Du</i>	
A 7V/ μ s-DVS Class-G Digital-Shunt-Aided Buck Voltage Regulator Achieving a 7% Dynamic-Efficiency Drop at a 600kHz DVS Occurrence Frequency in 28nm CMOS	48
<i>Hong-Hyun Bae, Jeong-Hyun Cho, Kihyun Kim, Seunghwa Shin, Doojin Jang, Jun-Hyeok Yang, Hyun-Sik Kim</i>	
A Quad-Output Hybrid Buck Converter with 8-Inductor Helping One Spot from All Quarters for Multi-Core XPUs	50
<i>Xiangyu Mao, Junwei Huang, Zhiguo Tong, Rui Martins, Yan Lu</i>	
A Distributed Power Supply Scheme with Dropout Voltage in Range 6mv-500mv and a Low Overhead Retention Mode	52
<i>Siddharth Saxena, Sudhir Kudva, Vijay Srinivasan, Miguel Rodriguez, Walter Li, Shalimar Rasheed, Gaurav Ajwani, Tezaswi Raja, A. Santosh, C. Thomas Gray</i>	
A Closed-Loop EMI Regulated GaN Power Converter with 500MHz-Sampling-Bandwidth In-Situ EMI Sensing and 9kHz-Resolution Global Excess-Spectrum Modulation	54
<i>Yingping Chen, Kaiwen Shen, Qing Yuan, Ming Liu</i>	
Challenges and Innovations in Fully Integrated DC-DC Converters for IoT and Modern Computing Platforms	56
<i>Suyang Song, Alessandro Novello, Taekwang Jang</i>	

SESSION 10: MMWAVE AND THZ CIRCUITS AND SYSTEMS

The Pursuit of Practical Applications of THz CMOS Chips	64
<i>Ruonan Han</i>	

A 334-To-348-GHz 7×2 Radiator Array with Coupled-Line-Based Mode-Decoupling Harmonic Enhancement and Chip-To-Waveguide Interface Achieving 30-DBm EIRP	71
<i>Meng Yang, Changwenquan Song, Liang Wu</i>	
A Mm-Wave Phase-Time Co-Apertured Transceiver Array with Beam Squinting Mitigation for Wideband Beamforming/Spatial-Nulling	73
<i>Mohamed Eleraky, Jeongsoo Park, Basem Abdelaziz Abdelmagid, Naga Sasikanth Mannem, Hua Wang</i>	
A 20Gb/s QPSK Receiver with Mixed-Signal Carrier, Timing, and Data Recovery Using 3-Bit ADCs	75
<i>Shunichi Kubo, Yuji Gendai, Satoshi Miura, Shinsuke Hara, Satoru Tanoi, Akifumi Kasamatsu, Takeshi Yoshida, Satoshi Tanaka, Shuhei Amakawa, Minoru Fujishima</i>	
A mm-Wave Blocker-Tolerant Harmonic-Resilient N-Path Mixer-First Receiver with 6.2 dB NF and 5 dBm OOB-B1dB	77
<i>Shimin Huang, Jamie C. Ye, Shahaboddin Ghajari, Alyosha Molnar</i>	
A Tri-Mode Filtering Power Amplifier for 5G Millimeter-Wave Dual-Side LO Injection Systems with Power-Efficiency Enhancement	79
<i>Weisen Zeng, Li Gao, Hui-Yang Li, Jin-Xu Xu, Hongtao Xu, Xiu Yin Zhang</i>	
A 32-To-38GHz Variable-Gain Phase Shifter with Impedance-Invariant Vector Modulation Achieving RMS Phase/Amplitude Errors of 0.33°/0.10dB in PS Mode and 0.23°/0.08dB in VGA Mode.....	81
<i>Qingzhe Zhang, Yi Lai, Keping Wang</i>	

SESSION 11: EMERGING COMPUTING TECHNOLOGIES AND APPLICATIONS

Intelligent Neural Interfaces: An Emerging Era in Neurotechnology.....	83
<i>Mahsa Shoaran, Uisub Shin, Mohammad Ali Shaeri</i>	
A Neuron-Inspired 0.0032mm ² -1.38μW/Ch Wireless Implantable Neural Interface with Direct Multiplexing Front-End and Event-Driven Spike Detection and Transmission	90
<i>Jinbo Chen, Hui Wu, Razieh Eskandari, Xing Liu, Siyu Lin, Qiming Hou, Fengshi Tian, Wenjun Zou, Jie Yang, Mohamad Sawan</i>	
A Closed-Loop Brain-Machine Interface SoC Featuring a 0.2μJ/Class Multiplexer Based Neural Network.....	92
<i>Chao Zhang, Yongxiang Guo, Dawid Sheng, Zhixiong Ma, Chao Sun, Yuwei Zhang, Wenxin Zhao, Fenyan Zhang, Tongfei Wang, Xing Sheng, Milin Zhang</i>	
Modular Flexible 80-DB-DR Artifact-Resilient EEG Headset with Distributed Pulse-Based Feature Extraction and Multiplier-Less Neuromorphic Boosted Seizure Classifier.....	94
<i>Alireza Dabbaghian, Hossein Kassiri</i>	
An Analog Neuromorphic On-Chip Training System with IGZO TFT-Based 6T1C 367-State Synaptic Memory Achieving 0.99-R ² Linearity and 104-Times Enhanced Retention Time	96
<i>Minil Kang, Minseong Um, Jongun Won, Jaehyeon Kang, Sangjun Hong, Narae Han, Sangwook Kim, Sangbum Kim, Hyung-Min Lee</i>	
A 7.4μW and 860μm ² Per Channel Cryo-CMOS IC for 70-Channel Frequency-Multiplexed μs-Readout of Semiconductor Qubits.....	98
<i>Quentin Schmidt, Brian Martinez, Thomas Houriez, Baptiste Jadot, Aloysius Jansen, Xavier Jehl, Tristan Meunier, Gaël Pillonnet, Gérard Billiot, Adrien Morel, Yvain Thonnart, Franck Badets</i>	

SESSION 12: HIGH-VOLTAGE AND DYNAMIC COMPARATORS

Circuit Design Techniques for High-Voltage Comparators and Amplifiers.....	100
<i>Gönenç Berkol, Matt Whitney</i>	
A 134- μ W 50-MHz Quasi-Dynamic Comparator with a Novel Clock-Free Regenerative Latch	108
<i>Sun-Yang Tay, Victor Adrian, Rouli Fang, Yanshan Xie, Joseph S. Chang</i>	
A 0.25pJ/Comparison, 27.3 μ V Input Noise Dynamic Comparator Exploiting Stacked Floating Preamplifier with Cross-Coupled Feedback Inverters in 180nm CMOS	110
<i>Jiangchao Wu, Ke Hu, Xuanlin Chen, Pui In Mak, Rui P. Martins, Man Kay Law</i>	

SESSION 13: ANALOG SENSOR INTERFACES

Advanced Sensing Systems Exploiting the Integration of Flexible and Large-Area TFTs with Si-CMOS Technology	112
<i>Marco Fattori, Enrico Genco, Carmine Garripoli, Mohammad Zulqarnain, Kris Myny, Eugenio Cantatore</i>	
A 737nA Always-On MEMS Gyroscope with 5.45ms Start-Up Time Using Burst Mode PLL Technique	120
<i>Longjie Zhong, Chengyue Li, Shubin Liu, Shubin Liu, Mingsheng Zhong, Zhangming Zhu</i>	
A 0.64mm ² Sensor Size, 32.5 μ g/ $\sqrt{\text{Hz}}$ Noise Floor, High Efficiency MEMS Capacitive Accelerometer Using High-Voltage Pulse Excitation Technique	122
<i>Longjie Zhong, Pengpeng Shang, Shubin Liu, Wenfei Cao, Lichen Feng, Yuhua Liang, Zhangming Zhu</i>	
A 103.6dB-SNDR 760mVPP-Input-Range 7.8G Ω -Input-Impedance Direct-Digitization Sensor Readout with Pseudo-Differential Transconductors and Dummy DAC	124
<i>Jianhong Zhou, Yijie Li, Kaiwen Zhou, Yuying Li, Tian Dong, Zhiliang Hong, Jiawei Xu</i>	

SESSION 14: DOMAIN-SPECIFIC ACCELERATORS

A 28nm 128TFLOPS/W Computing-In-Memory Engine Supporting One-Shot Floating-Point NN Inference and On-Device Fine-Tuning for Edge AI	126
<i>Haikang Diao, Haoyang Luo, Jiahao Song, Bocheng Xu, Runsheng Wang, Yuan Wang, Xiyuan Tang</i>	
A Mixed-Signal Near-Sensor Convolutional Imager SoC with Charge-Based 4b-Weighted 5-To-84-TOPS/W MAC Operations for Feature Extraction and Region-Of-Interest Detection.....	128
<i>Martin Lefebvre, David Bol</i>	
Quartet: A 22nm 0.09mJ/Inference Digital Compute-In-Memory Versatile AI Accelerator with Heterogeneous Tensor Engines and Off-Chip-Less Dataflow	130
<i>Yikan Qiu, Yufei Ma, Meng Wu, Yifan Jia, Xinyu Qu, Zecheng Zhou, Jincheng Lou, Tianyu Jia, Le Ye, Ru Huang</i>	
BEE-SLAM: A 65nm 17.96 TOPS/W 97.55%-Sparse-Activity Hybrid Mixed-Signal/Digital Multi-Agent Neuromorphic SLAM Accelerator for Swarm Robotics.....	132
<i>Jaehyun Lee, Dong-Gu Choi, Minyoung Song, Gain Kim, Jong-Hyeok Yoon</i>	

BioWAP: A Reconfigurable Biomedical AI Processor with Adaptive Processing for Co-Optimized Accuracy and Energy Efficiency	134
<i>J. Liu, Z. Xie, X. Wang, X. Liu, X. Qiao, J. Fan, H. Qin, C. Guo, J. Xiao, S. Lin, J. Zhou</i>	
A 0.078 pJ/SOP Unstructured Sparsity-Aware Spiking Attention/Convolution Processor with 3D Compute Array	142
<i>Chaoming Fang, Ziyang Shen, Shiqi Zhao, Chuanqing Wang, Fengshi Tian, Jie Yang, Mohamad Sawan</i>	

SESSION 15: INNOVATIONS IN SENSING, COMMUNICATION, AND IMAGING TECHNOLOGIES

A 24.4 μ W Room Temperature Gas Sensor Based on Molecularly Imprinted Polymers Demonstrating SARS-Cov-2 and D-Glucose Aerosol Sensing	144
<i>Ryan Burns, Austin Wiechmann, Pardis Sadeghi, Nader Lobandi, Nader Fathy, Rui Huang, Nian Sun, Patrick Mercier</i>	
A CMOS-Integrated Color Center Pulse-Sequence Control and Detection System	146
<i>Jinchen Wang, Isaac B. Harris, Xibi Chen, Dirk R. Englund, Ruonan Han</i>	
A Co-Integrated Optical Phased Array, Mach-Zehnder Modulator and Mm-Wave Driver for Free-Space Communication	148
<i>Youngin Kim, Laurenz Kulmer, Killian Keller, Jeongsoo Park, Basem Abdelaziz Abdelmagid, Kyung-Sik Choi, Dongwon Lee, Yuqi Liu, Juerg Leuthold, Hua Wang</i>	
A 49.8mm ² Fully Integrated, 1.5m Transmission-Range, High-Data-Rate IR-UWB Transmitter for Brain Implants	150
<i>Cong Ding, Mingxiang Gao, Anja K. Skrivervik, Mahsa Shoaran</i>	
A Mechanically Flexible 32-By-32-Element Pitch-Matched Ultrasound Front-End Transceiver with Two-Stage Beamforming for 3D Imaging	152
<i>Jagannaath Shiva Letchumanan, Siddhesh Gandhi, Heyu Yin, Aditya Ramkumar, Kenneth L. Shepard</i>	
A Wireless Subdural Optical Cortical Interface Device with 768 Co-Packaged Micro-LEDs for Fluorescence Imaging and Optogenetic Stimulation	154
<i>Yatin Gilhotra, Henry Overhauser, Heyu Yin, Eric Pollmann, Guy Eichler, Andrew Cheng, Taesung Jung, Nanyu Zeng, Luca P. Carloni, Kenneth Shepard</i>	
A 32 \times 32 Flash LiDAR SPAD Sensor with Up-To-1KFPS Motional Target Detection by Threshold-Adaptive 2D Dynamic Vision	156
<i>Jingyi Wang, Zhangcheng Huang, Bu Chen, Hongyang Shang, Jiawei Zheng, Hankun Lv, Chixiao Chen, Qi Liu, Ming Liu</i>	

SESSION 16: ENERGY HARVESTING AND ISOLATED POWER CONVERSION

A 63ns Flipping Time, 93.6% Voltage Flipping Efficiency Auto-Calibrated Ultrasonic Energy Harvesting Interface from -25 to 85 $^{\circ}$ C	158
<i>Guangshu Zhao, Chao Xie, Chenxi Wang, Yang Jiang, Milin Zhang, Pui-In Mak, Rui P. Martins, Man-Kay Law</i>	
A Single-Stage Bias-Flip Regulating Rectifier with Fully-Digital Fast-MPPT for Piezoelectric Energy Harvesting Achieving 9.3X Power Enhancement and 92.5% End-To-End Efficiency	160
<i>Xinling Yue, Sijun Du</i>	

A 1.58-NA CEPE-Based Hill-Climbing MPPT Technique with Compensated Ton Achieving 67.3% Efficiency at 10-NA Iload and > 97% MPPT Efficiency at VCR from 2 to 6	162
<i>Qiujin Chen, Tian Xia, Tingxu Hu, Yuanfei Wang, Mo Huang, Rui. P. Martins, Yan Lu</i>	
A 70-V Fully Integrated Dual-SSHC Rectifier for Triboelectric Energy Harvesting with Full-Digital Duty-Cycle-Based MPPT Achieving 598% Power Extraction Enhancement	164
<i>Wenyu Peng, Xinling Yue, Willem Van Driel, Guoqi Zhang, Sijun Du</i>	
A Resonant Synchronized Switch Harvesting Rectifier with Bias-Flip Charge Recycling for Piezoelectric Energy Harvesting Achieving 13.9x Power Enhancement.....	166
<i>Xinling Yue, Yiwei Zou, Sijun Du</i>	
A 73.3% Peak Efficiency Isolated DC-DC Converter with Gap-Time Modulation Using Pseudo-Hysteresis Control for -12kV/ μ s Common-Mode Transient Immunity.....	168
<i>Yang Liu, Yuan Yao, Lin Cheng, Wing-Hung Ki</i>	
A 24V-To-20V 6W 73.2%-Peak-Efficiency Isolated DC-DC Converter Using a Transformer-Based Supply-Generating Technique	170
<i>Dongfang Pan, Weiwei Xu, Xiangfeng Wu, Aoyang Li, Lin Cheng</i>	
A 2.4-To-240W, 95.04% Peak Efficiency LLC Isolate Converter Controller with Symmetric Pulse-Width Balancing and Fixed-Period Hysteresis Burst Control	172
<i>Hanyu Shi, Mingchao Liang, Jie Zhu, Zhuang Zhang, Peng Cao, Jiawei Xu, Zhiliang Hong</i>	

SESSION 17: RF/MM-WAVE VCO AND PHASE LOCKED LOOPS

A 194.9dBc/Hz FoM and 6.8-To-11.6GHz Quad-Core Dual-Mode Class-F VCO Featuring Wideband Flicker Noise Suppression.....	174
<i>Huanyu Ge, Haikun Jia, Wei Deng, Ruichang Ma, Baoyong Chi</i>	
A 6.0-To-6.9GHz 99fSrms-Jitter Type-II Sampling PLL with Automatic Frequency and Phase Calibration Method Achieving 0.62 μ s Locking Time in 28nm CMOS	176
<i>Jian Yang, Tailong Xu, Xi Meng, Zhenghao Li, Jun Yin, Pui-In Mak, Rui P. Martins, Quan Pan</i>	
A 66.7fs-Integrated-Jitter Fractional-N Digital PLL Based on a Resistive-Inverse-Constant-Slope DTC.....	178
<i>Pietro Salvi, Simone M. Dartizio, Michele Rossoni, Francesco Tesolin, Giacomo Castoro, Andrea L. Lacaita, Salvatore Levantino</i>	
A 20-24-GHz DPSSPLL with Charge-Domain Bandwidth Optimization Scheme Achieving 61.3-Fs RMS Jitter and -253-DB FoMJitter	180
<i>Li Wang, Zilu Liu, Ruitao Ma, C. Patrick Yue</i>	
An 11.1-To-14.9GHz Digital-Integral Hybrid-Proportional Fractional-N PLL with an LC DTC Achieving 0.52 μ s Locking Time and 41.3fs Jitter	182
<i>Hongzhuo Liu, Wei Deng, Haikun Jia, Baoyong Chi</i>	
A 6.8-To-14.4GHz Octave-Tuning Fractional-N Charge-Pump PLL with Slide-Dithering-Based Background DTC Nonlinearity Calibration for Near-Integer Fractional Spur Mitigation Achieving 78fs RMS Jitter and -258.6dB FoM _T	184
<i>Zonglin Ye, Xinlin Geng, Zhixiang Shi, Hongyang Zhang, Qian Xie, Zheng Wang</i>	
A 59.3fs Jitter and -62.1dBc Fractional-Spur Digital PLL Based on a Multi-Edge Power-Gating Phase-Detector.....	186
<i>Simone M. Dartizio, Michele Rossoni, Francesco Tesolin, Giacomo Castoro, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino</i>	

SESSION 18: POWER EFFICIENT AND APPLICATION-ORIENTED ADCS

Energy Efficient ADC Design Techniques	188
<i>Pieter Harpe</i>	
A 44 μ W 140dB-DR Hybrid Light-To-Digital Converter with Current-Tracking Dynamic Zoom and Power-Scaling OTA.....	195
<i>Chang Yao, Zhen Lu, Liheng Liu, Yaohua Pan, Wenhui Qin, Shaoyu Ma, Yun Sheng, Zhiliang Hong, Jiawei Xu</i>	
A 181.8dB FoMs Zoom Capacitance-To-Digital Converter with kT/C Noise Cancellation and Dead Band Operation.....	197
<i>Zilong Shen, Jiajun Tang, Haoyang Luo, Zhongyi Wu, Zongnan Wang, Xing Zhang, Xiyuan Tang, Yuan Wang</i>	
A 75dB-SNDR 10MHz-BW 2-Channel Time-Interleaved Noise-Shaping SAR ADC Directly Powered by an On-Chip DC-DC Converter	199
<i>Haoyu Gong, Wen-Liang Zeng, Mingqiang Guo, Chi-Seng Lam, Shulin Zhao, Rui Paulo Martins, Sai-Weng Sin</i>	
A 50MHz-BW 168.8DB-FoM 2x Time-Interleaved Bandpass Noise Shaping SAR ADC Using Passive Filter	201
<i>Seungjun Song, Dongsik Lee, Hyungil Chae</i>	
An 80MS/s 70.79dB-SNDR 60.7fJ/Conv-Step Radiation-Tolerant Semi-Time-Interleaved Pipelined-SAR ADC.....	203
<i>Zheyi Li, Laurent Berti, Qiuyang Lin, Jinghao Zhao, Maxim Gorbunov, Geert Thys, Paul Leroux</i>	
A 7.9 Ps Resolution, Multi-Event TDC Using an Ultra-Low Static Phase Error DLL and High Linearity Time Amplifier for dToF Sensors	205
<i>Xiayu Wang, Zhaoyang Zhou, Chunlin Li, Jin Hu, Dong Li, Rui Ma, Yang Liu, Zhangming Zhu</i>	

SESSION 20: DIGITAL CIRCUIT TECHNIQUES

Scalable and Interpretable Brain-Inspired Hyper-Dimensional Computing Intelligence with Hardware-Software Co-Design	207
<i>Hanning Chen, Yang Ni, Wenjun Huang, Mohsen Imani</i>	
An Adaptive Wide-Voltage-Range Droop Detection and Protection System Assisted with Timing Error Detection in 28nm CMOS.....	215
<i>Lishuo Deng, Zhengguo Shen, Zhuo Chen, Cai Li, Junyi Qian, Yuxuan Du, Kaize Zhou, Keran Li, Ruidong Li, Tuo Li, Xiaofeng Zou, Weiwei Shan</i>	
A 28nm All-Digital Droop Detection and Mitigation Circuit Using a Shared Dual-Mode Delay Line with 14.8% V_{\min} Reduction and 42.9% Throughput Gain	217
<i>Minyoung Kang, Sunghoon Kim, Youngmin Park, Sangsu Jeong, Dongsuk Jeon</i>	
A 98fJ/Bit Current-Starved-Ring-Oscillator-Based TRNG with High PVT Tolerance and Resilience to Frequency Injection Attack Up to 1V.....	219
<i>Jiacheng Hao, Qingsen Zhuang, Junhang Zhang, Xiaojin Zhao</i>	

A 40nm 1.26 μ J/Op Energy-Efficient Crystals-Kyber Post-Quantum Crypto-Processor with Comprehensive Side Channel Security Analysis and Countermeasures..... 221
Aobo Li, Jiahao Lu, Dongsheng Liu, Xiang Li

A Secure Digital In-Memory Compute (IMC) Macro with Protections for Side-Channel and Bus Probing Attacks 223
Maitreyi Ashok, Saurav Maji, Xin Zhang, John Cohn, Anantha P. Chandrakasan

SESSION 21: MACHINE LEARNING AND VISION PROCESSING SYSTEMS

Next-Generation Domain-Specific Accelerators: From Hardware to System 225
Yakun Sophia Shao

A 0.59 μ J/Pixel High-Throughput Energy-Efficient Neural Volume Rendering Accelerator on FPGA 230
Zhechen Yuan, Binzhe Yuan, Yuhan Gu, Yueyang Zheng, Yunxiang He, Xuexin Wang, Chaolin Rao, Pingqiang Zhou, Jingyi Yu, Xin Lou

A 38.5TOPS/W Point Cloud Neural Network Processor with Virtual Pillar and Quadtree-Based Workload Management for Real-Time Outdoor BEV Detection..... 232
Sukbin Lim, Jaehoon Heo, Jinho Yang, Joo-Young Kim

A 28nm 1.2GHz 5.27TOPS/W Scalable Vision/Point Cloud Deep Fusion Processor with CAM-Based Universal Mapping Unit for BEVFusion Applications 234
Xiaoyu Feng, Wenyu Sun, Xinyuan Lin, Shupef Fan, Huazhong Yang, Yongpan Liu

A 4.2pJ/Pixel 480 Fps Stereo Vision Processor with Pixel Level Pipelined Architecture and Two-Path Aggregation Semi-Global Matching..... 236
Zehao Li, Yuncheng Lu, Anh Tuan Do, Tony Tae-Hyoung Kim

A 29.12 TOPS/W and 1.13 TOPS/mm² NAS-Optimized Mixed-Precision DNN Accelerator with Vector Split- And- Combination Systolic in 28nm CMOS..... 238
Kai Li, Hantao Huang, Mingqiang Huang, Chenchen Ding, Longyang Lin, Liebing Ni, Hao Yu

52.5 TOPS/W 1.7GHz Reconfigurable XGBoost Inference Accelerator Based on Modular-Unit-Tree with Dynamic Data and Compute Gating..... 240
Chang Eun Song, Yidong Li, Amardeep Ramnani, Pulkit Agrawal, Purvi Agrawal, Sung-Joon Jang, Sang-Seol Lee, Tajana Rosing, Mingu Kang

SESSION 22: DC-DC CONVERTERS

A 97.3%-Peak-Efficiency Always-Dual-Path Buck-Boost Converter with Single-Mode Operation and Fast Transient Responses 242
Ji Jin, Yufa Zhou, Weiwei Xu, Lin Cheng

A 96.7%-Efficient 2.5A Scalable DC-DC Converter Module with Complementary Dual-Mode Reconfigurable Hybrid Topology Achieving Always Inductor Current Reduction, Continuously Adjustable VCR Range, and Interleaving Cout Augmentation 244
Huihua Li, Qiaobo Ma, Yang Jiang, Rui Martins, Pui-In Mak

A 12V-To-PoL CCC-Based Easy-Scalable Multiple-Phase Hybrid Converter with Auto V_{CF} Balancing and Inactive C_F Charging 246
Jiacheng Yang, Tingxu Hu, Mo Huang, Rui. P. Martins, Yan Lu

A Multi-Phase Multi-Path Hybrid Buck Converter for 9-48V to 0.8-1.2V Conversion with Improved DCR-Loss Reduction and Alleviated C_{fly} Current Gathering Achieving 88.3% Peak Efficiency and 176A/cm ³ Density	248
<i>Qiaobo Ma, Huihua Li, Jiahao Shi, Yang Jiang, Rui Martins, Pui-In Mak</i>	
A Monolithic 3-Level Single-Inductor Multiple-Output Buck Converter with State-Based Non-Linear Control Capable of Handling 1A/1.5ns Transient with On-Die LC	250
<i>Junyao Tang, Jianqiang Jiang, Lei Zhao, Xin Zhang, Kang Wei, Cheng Huang</i>	
A 92%-Efficiency 0.828 μ s Settling Time FC5L Voltage Regulator Featuring Time-Domain Charge Balancing & Flying Capacitor Self-Switching for Wide Dynamic Range & Fast Transient Chiplet Applications.....	252
<i>Xichen Sun, Jingshu Yu, Xuliang Wang, Jin Wei, Junmin Jiang, Chenchang Zhan, Yan Wang, Xiaosen Liu</i>	
An Emulated Peak/Valley Curve Assisted Fast-Transient Buck Converter Achieving Precise One-Cycle Charge Balance with One-Parameter Calibration	254
<i>Zihao Tang, Mo Huang, Rui Paulo Martins, Yan Lu</i>	
A Fast-Slow Two-Module DC-DC Solution with Transient and Efficiency Improvements for 2.5D/3D Integration.....	256
<i>Junwei Huang, Zhiguo Tong, Xiangyu Mao, Chi-Seng Lam, Rui. P. Martins, Yan Lu</i>	

SESSION 23: WIRELINE TRANSCEIVERS AND CLOCKING TECHNIQUES

Digital-To-Analog Converters for 100+ Gb/s Wireline Transmitters: Architectures, Circuits, and Calibration	258
<i>Timothy Dickson, Zeynep Deniz, Martin Cochet, John Bulzacchelli, Marcel Kossel, Pier Andrea Francese, Thomas Morf, Jonathan Proesel, Herschel Ainspan, Matthias Brändli, Mounir Meghelli</i>	
Design of 224Gb/s DSP-Based Transceiver in CMOS Technology: Signal Integrity, Architecture, Circuits, and Packaging	266
<i>Jihwan Kim, Ariel Cohen, Mike Peng Li, Ajay Balankutty, Sandipan Kundu, Ahmad Khairi, Yoel Krupnik, Yoav Segal, Marco Cusmai, Dror Lazar, Ari Gordon, Noam Familia, Kai Yu, Yutao Liu, Matthew Beach, Priya Wali, Hsinho Wu, Masashi Shimanouchi, Jenny Xiaohong Jiang, Zhiguo Qian, Kemal Aygun, Itamar Levin, Frank O'Mahony</i>	
A 29 GHz Sub-Sampling PLL with 25.6-Fs-Rms RJ Based on a Discrete-Time Integrating PD in 45nm RF SOI.....	274
<i>Rajath Bindiganavile, Asif Wahid, Armin Tajalli</i>	
A 128Gb/s PAM-4 Transmitter with Edge-Boosting Pulse Generator and Pre-Emphasis Asymmetric Fractional-Spaced FFE in 28nm CMOS.....	276
<i>Hongzhi Wu, Weitao Wu, Liping Zhong, Xuxu Cheng, Yangyi Zhang, Xiongshi Luo, Dongfan Xu, Xindan Yu, Quan Pan</i>	
An 8-14GHz 180fs-Rms DTC-Less Fractional ADPLL with ADC-Based Direct Phase Digitization in 40nm CMOS	278
<i>Yizhuo Wang, Hao Xu, Guoyu Li, Shuai Liu, Yan Liu, Rui Yin, Hui Pan, Na Yan</i>	

SESSION 24: HIGH-RESOLUTION ADCS

A 16b 5MS/s 93.7dB-SNDR SAR ADC with a Split Sampling Technique and SRM-Assisted Self-Calibration	280
<i>Qifeng Huang, Siji Huang, Yanhang Chen, Yifei Fan, Jie Yuan</i>	
An 82dB-SNDR Input-Driving-Relaxed Noise-Shaping SAR with Amplifier-Reused In-Loop Buffering and NTF Leakage Reshaping	282
<i>Tian Xie, Ken Li, Tzu-Han Wang, Wei-En Lee, Engin Esen, Dong Suk Kang, Shaolan Li</i>	
A 188.6- μ W Continuous-Time Incremental Delta-Sigma ADC with Extended Counting Achieving 95.2-DB SNDR and 175.4-DB FoM _{SNDR}	284
<i>Zhaonan Lu, Menglian Zhao, Zhichao Tan</i>	
A 470 μ W 20kHz-BW 107.3dB-SNDR Nested CT DSM Employing Negative-R-Based Cross-RC Filter and Weighted Multi-Threshold MSB-Pass Quantizer	286
<i>Jing Jin, Yuekang Guo, Meng Xu, Xiaoming Liu, Nan Sun, Jianjun Zhou</i>	
A 15MHZ-BW 82.7dB-SNDR 98.8dB-SFDR Pipelined MASH 2-2 CT DSM in 65nm CMOS	288
<i>Xinyu Qin, Yichen Jin, Guoxing Wang, Sai-Weng Sin, Maurits Ortmanns, Yong Lian, Liang Qi</i>	
An 871nW 96.2dB-SNDR Pipelined NS SAR ADC Achieving 180.8dB-FoM _{SNDR} with a Charge-Efficient CLS-Assisted Two-Stage FIA	290
<i>Shan Zhang, Lingxin Meng, Zhaonan Lu, Wanyuan Qu, Shuang Song, Menglian Zhao, Zhichao Tan</i>	
A 93.6dB-SNDR 5kHz-BW Fully Dynamic Hybrid CT-DT Noise Shaping SAR ADC	292
<i>Lingxin Meng, Menglian Zhao, Zhichao Tan</i>	
A 99.4 dB SFDR 91.9 dB DR Continuous-Time Incremental Delta-Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path	294
<i>Cheng-En Wei, Shih-Che Kuo, Chia-Hung Chen</i>	

SESSION 26: DIGITAL COMPUTE IN MEMORY

STAR-SRAM: 43.06-TFLOPS/W, 1.89-TFLOPS/mm ² , 400-Kb/mm ² Floating-Point SRAM-Based Digital Computing-In-Memory Macro in 28-Nm CMOS	296
<i>Chuan-Tung Lin, Jonghyun Oh, Kevin Lee, Mingoo Seok</i>	
SP-IMC: A Sparsity Aware In-Memory-Computing Macro in 28nm CMOS with Configurable Sparse Representation for Highly Sparse DNN Workloads	298
<i>Amitesh Sridharan, Fan Zhang, Jae-Sun Seo, Deliang Fan</i>	
A 1-TFLOPS/W, 28-Nm Deep Neural Network Accelerator Featuring Online Compression and Decompression and BF16 Digital In-Memory-Computing Hardware	300
<i>Bo Zhang, Seunghyun Moon, Mingoo Seok</i>	
S2D-CIM: A 22nm 128Kb Systolic Digital Compute-In-Memory Macro with Domino Data Path for Flexible Vector Operation and 2-D Weight Update in Edge AI Applications	302
<i>Meng Wu, Wenjie Ren, Peiyu Chen, Wentao Zhao, Yiqi Jing, Jiayoon Ru, Zhixuan Wang, Yufei Ma, Ru Huang, Tianyu Jia, Le Ye</i>	

CILP: An Arbitrary-Bit Precision All-Digital Compute-In-Memory Solver for Integer Linear Programming Problems	304
<i>Mengtian Yang, Yipeng Wang, Shanshan Xie, Chieh-Pu Lo, Meizhi Wang, Sirish Oruganti, Rishabh Sehgal, Jaydeep P. Kulkarni</i>	

SESSION 27: ADVANCED NEURAL INTERFACES

Artificially Intelligent Closed-Loop Neurostimulators: Trade-Offs Between Local and Remote Computing	306
<i>Jose Sales Filho, Hossein Kassiri, Xilin Liu, Roman Genov</i>	

A Saturation-Free 3.6V/1.8V DM/CM Input Range 46.6mV/ μ s Artifacts Recovery Sensor Interface Using CT Track-And-Zoom	313
<i>Qiao Cai, Xinzi Xu, Yanxing Suo, Guanghua Qian, Yongfu Li, Guoxing Wang, Yong Lian, Yang Zhao</i>	

A 2.5-20kSps in-Pixel Direct Digitization Front-End for ECoG with in-Stimulation Recording	315
<i>Aditi Jain, Eric Fogleman, Paul Botros, Ritwik Vatsyayan, Corentin Pochet, Andrew Bourhis, Zhaoyi Liu, Suhas Chethan, Hanh-Phuc Le, Ian Galton, Shadi Dayeh, Drew A. Hall</i>	

A 10V Compliant 16-Channel Stimulator ASIC with sub-10nA Mismatch and Simultaneous ETI Sensing for Selective Vagus Nerve Stimulation	317
<i>Haoming Xin, Meiyi Zhou, Roland Van Wegberg, Peter Vis, Konstantinos Petkos, Shrishail Patki, Nicolo Rossetti, Mark Fichman, Vojkan Mihajlovic, Carolina Mora Lopez, Geert Langereis, Mario Konijnenburg, Nick Van Helleputte</i>	

A Fully Integrated Dynamic-Voltage-Scaling Stimulator IC with Miniaturized Reconfigurable Supply Modulator and Channel Drivers for Cochlear Implants	319
<i>Kim-Hoang Nguyen, Quyet Nguyen, Quynh-Trang Nguyen, Thanh-Tung Vu, Woojin Ahn, Loan Pham-Nguyen, Hanh-Phuc Le, Minkyu Je</i>	

A 3.3-To-11V-Supply-Range 10 μ W/Ch Arbitrary-Waveform-Capable Neural Stimulator with Output-Adaptive-Self-Bias and Supply-Tracking Schemes in 0.18 μ m Standard CMOS.....	321
<i>Jeongyoon Wie, Sangwoo Jung, Taeryoung Seol, Geunha Kim, Sehwan Lee, Homin Jang, Samhwan Kim, Yeonjae Shin, Jae Eun Jang, Jaeha Kung, Arup K. George, Junghyup Lee</i>	

SESSION 28: HIGH-SPEED DATA CONVERTERS

The Race for the Extra Pico Second Without Losing the Decibel: A Partial-Review of Single-Channel Energy-Efficient High-Speed Nyquist ADCs	323
<i>Chi-Hang Chan, Minglei Zhang, Yuefeng Cao, Hongzhi Zhao, Rui P. Martins, Yan Zhu</i>	

An 8b 1GS/s SAR ADC with Metastability-Based Resolution/Speed Enhancement and Self-Tuning Delay Achieving 47.2dB SNDR at Nyquist Input	331
<i>Jie Li, Linxiao Shen, Siyuan Ye, Jihang Gao, Jiajia Cui, Xinhang Xu, Zhuoyi Chen, Yaohui Luan, Yuanxin Bao, Ru Huang, Le Ye</i>	

A PVT-Robust 8b 20GS/s Time-Interleaved SAR ADC with Quantization-Embedded Current-Mode Buffer and Differ-Based Dither Timing Skew Calibration	333
<i>Wei Zhang, Minglei Zhang, Yan Zhu, R. P. Martins, Chi-Hang Chan</i>	

A 13b 500MS/s Dual-Residue Pipelined-SAR ADC with One-Way Switching Capacitive Interpolation and Background Offset Calibration	335
<i>Wenning Jiang, Yunbin Luo, Peizhe Li, Ji Guo, Chixiao Chen, Qi Liu</i>	

A 160MHz-BW 68dB-SNDR 30.8mW Continuous-Time Pipeline DSM with Correlative Passive Low-Pass Filters and DAC Image Pre-Filtering..... 337
Ke Li, Xianyu Congzhou, Liang Qi, Mingqiang Guo, Rui P. Martins, Sai-Weng Sin

A 16-Bit 10-GS/s Calibration-Free DAC Achieving <-77 dBc IM3 Up to 4.95GHz in 28nm CMOS..... 339
Chengyu Huang, Kezhuo Ma, Sihao Chen, Jiaxuan Fan, Nan Sun, Huazhong Yang, Xueqing Li

SESSION 29: ENERGY-EFFICIENT RADIOS FOR IOT AND EMERGING SYSTEMS

A 18.2mW Subsampling mm-Wave Receiver Employing a Subtractive Anti-Aliasing Active Bandstop Filter at 23GHz..... 341
Ahmed G. Gadelkarim, Patrick P. Mercier

A -104dBm-Sensitivity Receiver with Shared Wireless LO and Envelope-Tracking Mixer Achieving -46dB SIR 343
Heyu Ren, Liangjian Lyu, Binbin Chen, C.-J. Richard Shi

An Interference-Resilient 120-Degree-Apart Pseudo-I/Q BLE-Compliant Wake-Up Receiver Achieving -21dB SIR, -94dBm Sensitivity, and 4-D Wake-Up Signature 345
Junhong Sun, Changgui Yang, Yuxuan Luo, Shurong Dong, Bo Zhao

A 0.7cm² 3.5GHz, -31 dBm Sensitivity Batteryless 5G Energy Harvester Backscattering Chip for Asset Identification in IoT-Enabled Warehouses..... 347
Deniz Umut Yildirim, Jaeyoung Jung, Amr Elsakka, Giuseppe Moschetti, Miguel M. Lopez, Jonas Hansryd, Tomás Palacios, Anantha P. Chandrakasan

SESSION 30: OPTICAL TRANSCEIVERS AND BUILDING BLOCKS

Holistic Co-Design of Electronics and Photonics for High-Speed Optical Interconnects in SiP and CMOS Platforms 349
Arian Hashemi Talkhooncheh, Azita Emami

A 11pA/ $\sqrt{\text{Hz}}$ TIA with +15dB Input OMA Range for 112Gb/s PAM4 Optical Links in 22nm FDSOI..... 357
Mahdi Parvizi, Toshi Omori, Bahar Jalali, John Rogers, Li Chen, Long Chen, Ricardo Aroca

A 56-Gbaud 7.3-V_{ppd} Linear Modulator Transmitter with AMUX-Based Reconfigurable FFE and Dynamic Triple-Stacked Driver in 130-Nm SiGe BiCMOS 359
Fuzhan Chen, C. Patrick Yue, Quan Pan

An Injection-Locked Clock Multiplier with Adaptive Pulsewidth Adjustment and Phase Error Cancellation Achieving 43.9fs RMS Jitter and -255.5dB FoM 361
Yu He, Xuqiang Zheng, Zedong Wang, Zunsong Yang, Hua Xu, Fangxu Lv, Mingche Lai, Xinyu Liu

A 2 λ ×100 Gb/s Optical Receiver with Si-Photonic Micro-Ring Resonator and Photo-Detector for DWDM Optical-IO..... 363
Sikai Chen, Jintao Xue, Yihan Chen, Yuean Gu, Haoran Yin, Shenlei Bao, Guike Li, Binhao Wang, Nan Qi

An Integrated Burst-Mode 2R Receiver Employing Fast Residual Offset Canceller for XGS-PON in 40-Nm CMOS 365
Yifei Xia, Shuaizhe Ma, Wanqing Zhao, Jia Li, Ruixuan Yang, Yuye Yang, Xi Liu, Feiyang Zhang, Jianyu Yang, Wenbo Shi, Lei Jing, Xiaoyan Gui, Bing Zhang, Li Geng, Dan Li

SESSION 32: EMERGING SYSTEMS AND INTEGRATION TECHNIQUES (PART 2)

A 65nm and 130nm CMOS Programmable Analog Standard Cell Library for Scalable System Synthesis.....	367
<i>Pranav Mathews, Praveen Raj Ayyappan, Afolabi Ige, Swagat Bhattacharyya, Linhao Yang, Jennifer Hasler</i>	
A 65nm 3mA 0.14-M-Accuracy TDR Based Leak Detection SoC for District Heating Networks with I/C Calibration Technique	369
<i>Yarallah Koolivand, Alireza Mosalmani, Yasser Rezaeiyan, Hossein Esmailbeygi, Elham Hatamzadeh, Milad Zamani, Farshad Moradi</i>	
A 65nm 21.9pJ/Sa Pixel to PWM Conversion SoC with Time-Domain Body Communication for ULP Body-Worn Video Sensor Nodes with Distributed Real-Time Inference.....	371
<i>Gourab Barik, Baibhab Chatterjee, Gaurav Kumar K., Shreyas Sen</i>	
A Cryogenic Double-IF SSB Controller with Image Suppression and On-Chip Filtering Implemented in 130nm SiGe BiCMOS Technology for Superconducting Qubit Control.....	373
<i>Yatao Peng, Jad Benserhir, Yating Zou, Edoardo Charbon</i>	

SESSION 33: TIMING REFERENCES

A 0.144 mm ² 12.5-16GHz PVT-Tolerant Dual-Path Offset-Charge-Pump-Based Fractional-N PLL Achieving 72.9 fSRMS Jitter, -271.5dB FoM _N , and Sub-10% Jitter Variation	375
<i>Xinyu Shen, Zhao Zhang, Yong Chen, Yixi Li, Yidan Zhang, Guike Li, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu</i>	
ASIL-D and AEC-Q100 Grade 0 Compliant Automotive RC Oscillator with Farey Sequence-Based Calibration	377
<i>Jeongwon Han, Won-Jong Choi, Young-Suk Son, Sang-Gug Lee, Kyeongha Kwon</i>	
A 16MHz CMOS RC Frequency Reference with ±125ppm Inaccuracy from -40°C to 85°C Enabled by a Capacitively Modulated RC Time Constant (CMT) Generation and a Die-To-Die Error Removal (DDER) Technique.....	379
<i>Runtao Huo, Dingguo Zhang, Jing Jin, Jianjun Zhou, Hui Wang</i>	

Author Index