

2024 25th International Symposium on Quality Electronic Design (ISQED 2024)

**San Francisco, California, USA
3-5 April 2024**



**IEEE Catalog Number: CFP24250-POD
ISBN: 979-8-3503-0928-7**

**Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24250-POD
ISBN (Print-On-Demand):	979-8-3503-0928-7
ISBN (Online):	979-8-3503-0927-0
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

HISPE: High-Speed Configurable Floating-Point Multi-Precision Processing Element.....	1
<i>B N Tejas, Rakshit Bhatia, Madhav Rao</i>	
A 0.186 pJ/bit, 6-Gb/s, Energy-Efficient, Half-Rate Hybrid Circuit Topology in 1.2V, 65 nm CMOS.....	9
<i>Prema Kumar Govindaswamy, Mursina Khatun, Vijay Shankar Pasupureddi</i>	
A 1.2 V Double-Tail StrongARM Latch Comparator with 51 fJ/Comparison and 380 μ V Input Noise in 65 nm CMOS Technology.....	14
<i>Srinivasa Rao Maram, Subrahmanyam Boyapati, Vijay Shankar Pasupureddi</i>	
HiCTL: High Fan-In Differential Capacitive-Threshold-Logic Gate Implementation with an Offset- Compensated Comparator	21
<i>Abdullah Sahruri, Martin Margala, Ugur Cilingiroglu</i>	
Quantum Circuit Simulation with Fast Tensor Decision Diagram	28
<i>Qirui Zhang, Mehdi Saligane, Hun-Seok Kim, David Blaauw, Georgios Tzimpragos, Dennis Sylvester</i>	
Dual Use Circuitry for Early Failure Warning and Test	36
<i>Alexander Coyle, Hui Jiang, Jennifer Dworak, Theodore Manikas, Kundan Nepal</i>	
RTL Simulation Acceleration with Machine Learning Models	44
<i>Surajit Das, Hetang Patel, Chandan Karfa, Kartheek Bellamkonda, Rahul Reddy, Disha Puri, Anshul Jain, Arijit Sur, Pradip Prajapati</i>	
Automated Assertion Checker Generator and Information Flow Tracking for Security Verification.....	51
<i>Miguel Angel Alfaro Zapata, Amirhossein Shahshahani, Zeljko Zilic</i>	
DECOR: Enhancing Logic Locking Against Machine Learning-Based Attacks.....	57
<i>Yinghua Hu, Kaixin Yang, Subhajit Dutta Chowdhury, Pierluigi Nuzzo</i>	
TEE-Time: A Dynamic Cache Timing Analysis Tool for Trusted Execution Environments.....	65
<i>Quentin Forcioli, Sumanta Chaudhuri, Jean-Luc Danger</i>	
Obfuscating Quantum Hybrid-Classical Algorithms for Security and Privacy	73
<i>Suryansh Upadhyay, Swaroop Ghosh</i>	
A 5T Half-SRAM Design for Cold CMOS Physical Unclonable Function Applications and Beyond.....	81
<i>Rouwaida Kanj, Jamil Kawa</i>	
Model Extraction Attack Against On-Device Deep Learning with Power Side Channel.....	89
<i>Jialin Liu, Han Wang</i>	
Fake Timer: An Engine for Accurate Timing Estimation in Register Transfer Level Designs	94
<i>Daniela Sánchez Lopera, Robert Niklas Kunzelmann, Endri Kaja, Wolfgang Ecker</i>	
High-Level Synthesis for Microfluidic Biochips Considering Actual Volume Management and Channel Storage	102
<i>Zhengyang Chen, Yuhan Zhu, Zhen Chen, Zhisheng Chen, Genggeng Liu</i>	
Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators.....	110
<i>Mahdi Taheri, Natalia Cherezova, Mohammad Saeed Ansari, Maksim Jenihhin, Ali Mahani, Masoud Daneshlab, Jaan Raik</i>	

Comparative Analysis of Graph Isomorphism and Graph Neural Networks for Analog Hierarchy Labeling.....	118
<i>Zhengfeng Wu, Ioannis Savidis</i>	
SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits.....	125
<i>Shan Shen, Zhiqiang Liu, Wenjian Yu</i>	
A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans.....	132
<i>Xingyu Meng, Abhrajit Sengupta, Kanad Basu</i>	
Trojan Assets and Attack Vectors in Processors.....	140
<i>Czea Sie Chuah, Alexander Hepp, Christian Appold, Tim Leinmueller</i>	
Trojan Attacks on Variational Quantum Circuits and Countermeasures.....	150
<i>Subrata Das, Swaroop Ghosh</i>	
FAST-GO: Fast, Accurate, and Scalable Hardware Trojan Detection Using Graph Convolutional Networks.....	158
<i>Ali Imangholi, Mona Hashemi, Amirabbas Momeni, Siamak Mohammadi, Trevor E. Carlson</i>	
Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-Accelerator Platforms.....	166
<i>Steven Colleman, Arne Symons, Victor J. B. Jung, Marian Verhelst</i>	
Roofline Performance Analysis of DNN Architectures on CPU and GPU Systems.....	172
<i>H C Prashanth, Madhav Rao</i>	
PSO Optimized Design of Error Balanced Weight Stationary Systolic Array Architecture for CNN.....	180
<i>Dantu Nandini Devi, Gandi Ajay Kumar, Bindu G Gowda, Madhav Rao</i>	
DNN Memory Footprint Reduction Via Post-Training Intra-Layer Multi-Precision Quantization.....	188
<i>Behnam Ghavami, Amin Kamjoo, Lesley Shannon, Steve Wilton</i>	
Error Distribution Estimation for Fixed-Point Arithmetic Using Program Derivatives.....	195
<i>Soramichi Akiyama, Ryota Shioya, Yuto Miyatake, Tongxin Yang</i>	
An Automated Exhaustive Fault Analysis Technique Guided by Processor Formal Verification Methods.....	204
<i>Endri Kaja, Nicolas Gerlin, Bihan Zhao, Daniela Sanchez Lopera, Jad Al Halabi, Azam Sher Khan, Sebastian Prebeck, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker</i>	
Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips.....	212
<i>Zhengyang Ye, Zhisheng Chen, Youlin Pan, Genggeng Liu, Wenzhong Guo, Tsung-Yi Ho, Xing Huang</i>	
Swarm - A VLSI Timing, Fanout-Aware Clustering Algorithm.....	218
<i>Christos P. Sotiriou, George Rafael Goudroumanis, Nikolaos Sketopoulos, Christos Georgakidis</i>	
FastPASE: An AI-Driven Fast PPA Speculation Engine for RTL Design Space Optimization.....	226
<i>Akash Levy, Joe Walston, Sourav Samanta, Priyanka Raina, Stelios Diamantidis</i>	
MORE-Router+: Multilayer Multi-Capacity ORdered Escape Routing Via Bus-Oriented Layer Assignment.....	234
<i>Zhenyi Gao, Sheqin Dong, Zifei Cheng, Wenjian Yu</i>	
EDA-ML: Graph Representation Learning Framework for Digital IC Design Automation.....	241
<i>Pratik Shrestha, Ioannis Savidis</i>	

Graph Neural Network-Based Detailed Placement Optimization Framework	248
<i>Dho Ui Lim, Heechun Park</i>	
Ultra-Low Voltage Enablement for Standard Cells with Moment Based LVF	254
<i>Rohit Kumar Gupta, Chiranjeev Grover, Etienne Maurin, Jean-Arnaud Francois, Olivier Minez, Sebastien Marchal</i>	
Advancing Analog Reservoir Computing Through Temporal Attention and MLP Integration	259
<i>Khalil Sedki, Yang Cindy Yi</i>	
Unleashing Energy-Efficiency: Neural Architecture Search Without Training for Spiking Neural Networks on Loihi Chip	267
<i>Shiya Liu, Yang Yi</i>	
Composite Sub-Surface Model for RF GaN-HEMTs	274
<i>X. Zhou, W. Yang, S. B. Chiah</i>	
RASH: Reliable Deep Learning Acceleration Using Sparsity-Based Hardware	275
<i>Shamik Kundu, Arnab Raha, Deepak A. Mathaikutty, Kanad Basu</i>	
Exploring Model Poisoning Attack to Convolutional Neural Network Based Brain Tumor Detection Systems.....	276
<i>Kusum Lata, Prashant Singh, Sandeep Saini</i>	
Sensitivity Analysis of SOT-MTJs to Manufacturing Process Variation: A Hardware Security Perspective.....	283
<i>Mousam Hossain, Muhtasim Alam Chowdhury, Ronald F. Demara, Soheil Salehi</i>	
Lightweight Multicast Authentication in NoC-Based SoCs	288
<i>Hansika Weerasena, Prabhat Mishra</i>	
Trimming the Fat: A Minimum-Security Architecture for Protecting SoC Designs Against Supply Chain Threats.....	296
<i>Kshitij Raj, Aritra Bhattacharyay, Swarup Bhunia, Sandip Ray</i>	
Blending Scheduling Barriers: A Hybrid Approach for FPGA-Based Post-Quantum Cryptography.....	297
<i>Capucine Mien Verone Berger-Sigrist, Andrea Guerrieri</i>	
A Low-Cost Keyword Spotting Architecture Based on Wavelet Packets Feature Extraction for Edge Device.....	298
<i>Sayed Ahmad Salehi, Prakash Dhungana</i>	
SCORCH: Neural Architecture Search and Hardware Accelerator Co-Design with Reinforcement Learning	299
<i>Siqin Liu, Avinash Karanth</i>	
SpotLight: A Hotspot-Greedy, Light-Weighted, and Automated Thermal Modeling Framework for Early Smartphone Design.....	307
<i>Chin-Wei Wu, Yu-Min Lee, Pei-Yu Huang, Bo-Jiun Yang, Tai-Yu Chen, Ting-Chang Huang, Yen-Lin Lee</i>	
Performance-Aware Design of Approximate Integrated MAC Factored Systolic Array Accelerators	315
<i>Dantu Nandini Devi, Gandi Ajay Kumar, Bindu G Gowda, Madhav Rao</i>	

An Energy-Efficient Time Domain Based Compute In-Memory Architecture for Binary Neural Network.....	323
<i>Subhradip Chakraborty, Dinesh Kushwaha, Abhishek Goel, Anmol Singla, Anand Bulusu, Sudeb Dasgupta</i>	
A Multi Band Flexible N-Path Filter Suited for Non-Contiguous Channel Aggregation	329
<i>Chadi Jabbour</i>	
Hardware Trojans in Quantum Circuits, Their Impacts, and Defense	335
<i>Rupshali Roy, Subrata Das, Swaroop Ghosh</i>	
Thinking Outside the Clock: Physical Design for Field-Coupled Nanocomputing with Deep Reinforcement Learning	343
<i>Simon Hofmann, Marcel Walter, Lorenzo Servadei, Robert Wille</i>	
Non-Parametric Greedy Optimization of Parametric Quantum Circuits	351
<i>Koustubh Phalak, Swaroop Ghosh</i>	
Merits of Time-Domain Computing for VMM – a Quantitative Comparison	358
<i>Florian Freye, Jie Lou, Christian Lanius, Tobias Gemmeke</i>	
NvXNOR Design with Enhanced Store Capability for BNN Applications.....	366
<i>Zeinab Soueidan, Rouwaida Kanj</i>	
Fast Current Constraints Generation for Chip Safety	373
<i>Cedric Feghali, Farid N. Najm</i>	
Toward Early Stage Dynamic Power Estimation: Exploring Alternative Machine Learning Methods and Simulation Schemes.....	381
<i>Philipp Fengler, Sani Nassif, Ulf Schlichtmann</i>	
A Novel Virtual Prototyping Methodology for Timing-Accurate Simulation of AMS Circuits	389
<i>Teo Vallone, Hayri Verner Hasou, Ernesto Colizzi, Sara Vinco, Davide Zoni</i>	
GridVAE: Fast Power Grid EM-Aware IR Drop Prediction and Fixing Accelerated by Variational AutoEncoder.....	397
<i>Yibo Liu, Sheldon X.-D. Tan</i>	
Full Stage Delay Calculation Using Full Waveform Propagation and Standard Library CCS Model.....	403
<i>Stavros Simoglou, Iordanis Lilitsis, Nikolaos Blias, Christos Sotiriou</i>	
An FPGA-Based Max-K-Cut Accelerator Exploiting Oscillator Synchronization Model	411
<i>Mohammad Khairul Bashar, Zheyu Li, Vijaykrishnan Narayanan, Nikhil Shukla</i>	
A Comparative Analysis of Microrings Based Incoherent Photonic GEMM Accelerators	419
<i>Sairam Sri Vatsavai, Venkata Sai Praneeth Karempudi, Oluwaseun Adewunmi Alo, Ishan Thakkar</i>	
A SIMD Dynamic Fixed Point Processing Engine for DNN Accelerators	427
<i>Gopal Raut, Pranose J Edavoor, David Selvakumar, Ritambhara Thakur</i>	
Exploring Hardware Activation Function Design: CORDIC Architecture in Diverse Floating Formats.....	435
<i>Mahati Basavaraju, Vinay Rayapati, Madhav Rao</i>	
Single-Ferroelectric FET Based Associative Memory for Data-Intensive Pattern Matching	443
<i>Jiayi Wang, Songyu Sun, Xunzhao Yin</i>	

SLLM: Accelerating LLM Inference Using Semantic Load Balancing with Shared Memory Data Structures.....	450
<i>Jieyu Lin, Sai Qian Zhang, Alberto Leon-Garcia</i>	
Hyperdimensional Computing Vs. Neural Networks: Comparing Architecture and Learning Process	456
<i>Dongning Ma, Cong Hao, Xun Jiao</i>	
Fused Functional Units for Area-Efficient CGRAs.....	461
<i>Ron Jokai, Cheng Tan, Jeff Jun Zhang</i>	
Hardware Support for Trustworthy Machine Learning: A Survey.....	469
<i>Md Shohidul Islam, Ihsen Alouani, Khaled N. Khasawneh</i>	
Design-Technology Co-Optimization with Standard Cell Layout Generator for Pin Configurations	475
<i>Junghyun Yoon, Heechun Park</i>	
Routing Intent Aware Pin Access Point Selection for Standard Cell Designs	482
<i>Po-Chun Wang, Kai-Jie Ton, Rung-Bin Lin</i>	
SLO-ECO: Single-Line-Open Aware ECO Detailed Placement and Detailed Routing Co-Optimization.....	490
<i>Joong-Won Jeon, Andrew B. Kahng, Jae-Hyun Kang, Jaehwan Kim, Mingyu Woo</i>	
Parasitic Capacitance Patterns Grid Density Binarization and Shifted Reflection Step Sequence Encoding for Dimensionality Reduction	498
<i>Ping Li, Zhong Guan</i>	
Side-Channel-Driven Intrusion Detection System for Mission Critical Unmanned Aerial Vehicles.....	506
<i>Alejandro Almeida, Muneeba Asif, Md Tauhidur Rahman, Mohammad Ashiqur Rahman</i>	
Deep Learning Enhanced Side Channel Analysis on CRYSTALS-Kyber.....	515
<i>Anh Tuan Hoang, Mark Kennaway, Dung Tuan Pham, Thai Son Mai, Ayesha Khalid, Ciara Rafferty, Maire O'Neill</i>	
Thermo-Attack Resiliency: Addressing a New Vulnerability in Opto-Electrical Network-On-Chips	523
<i>Mahdi Hasanzadeh, Meisam Abdollahi, Amirali Baniasadi, Ahmad Patooghy</i>	
Enhanced Detection of Thermal Covert Channel Attacks in Multicore Processors.....	532
<i>Krithika Dhananjay, Vasilis F. Pavlidis, Ayse K. Coskun, Emre Salman</i>	
RTL Interconnect Obfuscation by Polymorphic Switch Boxes for Secure Hardware Generation	539
<i>Haimanti Chakraborty, Ranga Vemuri</i>	
Enhancing Self-Sustaining IoT Systems with Autonomous and Smart UAV Data Ferry	547
<i>Mason Conkel, Wen Zhang, Chen Pan</i>	
Learning Client Selection Strategy for Federated Learning Across Heterogeneous Mobile Devices	554
<i>Sai Qian Zhang, Jieyu Lin, Qi Zhang, Yu-Jia Chen</i>	
Deep Learning Based IoT System for Real-Time Traffic Risk Notifications	561
<i>Sahidul Islam, Seth Klupka, Ramin Mohammadi, Yu-Fang Jin, Mimi Xie</i>	
Learning-Based Secure Spectrum Sharing for Intelligent IoT Networks	567
<i>Amir Alipour-Fanid, Monireh Dabaghchian, Long Jiao, Kai Zeng</i>	

Design and Evaluation of Parametric NTT Hardware Unit Using Different Multiplier Based Modular Reduction Techniques	575
<i>Lokesh Maji, Aman Prajapati, Madhav Rao</i>	
Multi-ALM: Run-Time Multi-Level Reconfigurable Approximate Logarithmic Multiplier.....	581
<i>Maliha Tasnim, Chinmay Raje, Sheldon X.-D. Tan</i>	
SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder and Signal Margin Assisted Design Methodology	587
<i>Dinesh Kushwaha, Ashish Joshi, Abhishek Goel, Rajiv V. Joshi, Sudeb Dasgupta, Anand Bulusu</i>	
Efficient Radix-4 Approximated Modified Booth Multiplier for Signal Processing and Computer Vision: A Probabilistic Design Approach	595
<i>Bindu G Gowda, H C Prashanth, V N Muralidhara, Madhav Rao</i>	
Reprogrammable Time-Domain RRAM Based Vector Matrix Multiplier for In-Memory Computing.....	603
<i>Bipul Boro, Rushik Parmar, Ashvinikumar Dongre, Gaurav Trivedi</i>	
AutoAnnotate: Reinforcement Learning Based Code Annotation for High Level Synthesis.....	611
<i>Hafsah Shahzad, Ahmed Sanaullah, Sanjay Arora, Uli Drepper, Martin Herbordt</i>	
Write Intensity Based Foresightful Page Migration for Hybrid Memories	620
<i>N S Aswathy, Hemangee K. Kapoor</i>	
RTKWS: Real-Time Keyword Spotting Based on Integer Arithmetic for Edge Deployment.....	628
<i>Prakash Dhungana, Sayed Ahmad Salehi</i>	
Bring it On: Kinetic Energy Harvesting to Spark Machine Learning Computations in IoTs	635
<i>Sanket Shukla, Sai Manoj Pudukottai Dinakar Rao</i>	
Code-Based Cryptography for Confidential Inference on FPGAs: An End-To-End Methodology.....	641
<i>Rupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu</i>	
LLM-FIN: Large Language Models Fingerprinting Attack on Edge Devices.....	649
<i>Najmeh Nazari, Furi Xiang, Chongzhou Fang, Hosein Mohammadi Makrani, Aditya Puri, Kartik Patwari, Hossein Sayadi, Setareh Rafatirad, Chen-Nee Chuah, Houman Homayoun</i>	
Always Be Pre-Training: Representation Learning for Network Intrusion Detection with GNNs.....	655
<i>Zhengyao Gu, Diego Troy Lopez, Lilas Alrahis, Ozgur Sinanoglu</i>	
NAND Flash-Based Digital Fingerprinting for Robust and Secure Hardware Authentication	663
<i>Kamrul Hasan, Sara Tehranipoor, Nima Karimian, Surbhi Vasudeva</i>	
Intelligent Malware Detection Based on Hardware Performance Counters: A Comprehensive Survey.....	669
<i>Hossein Sayadi, Zhangying He, Hosein Mohammadi Makrani, Houman Homayoun</i>	
Emerging Reconfigurable Logic Device Based FPGA Design and Optimization.....	679
<i>Sheng Lu, Liuting Shang, Sungyong Jung, Chenyun Pan</i>	
A Low-Dissipation and Scalable GEMM Accelerator with Silicon Nitride Photonics.....	687
<i>Venkata Sai Praneeth Karempudi, Sairam Sri Vatsavai, Ishan Thakkar, Oluwaseun Adewunmi Alo, Jeffrey Todd Hastings, Justin Scott Woods</i>	
QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization.....	695
<i>Seongbin Kwon, Dohun Kim, Sunghye Park, Seojeong Kim, Seokhyeong Kang</i>	

QuEST: Quantum Circuit Output Estimation Using Gaussian Distribution Analysis	702
<i>Shamik Kundu, Navnil Choudhury, Kanad Basu</i>	
BMX-FPCA: 3D Beyond-Moore Flexible Field Programmable Crossbar Array Architecture	710
<i>Hasita Veluri, Dilip Vasudevan</i>	
EASI-CiM: Event-Driven Asynchronous Stream-Based Image Classifier with Compute-In-Memory Kernels	719
<i>R. Sreekumar, Minseong Park, M N Sakib, Bhupendra S. Reniwal, Kyusang Lee, Mircea R. Stan</i>	
Temporal-Encoded 6T-RRAM with Bidirectional Control for Future Neuromorphic Systems	727
<i>Kang Jun Bai, Hao Jiang, Zhuwei Qin, Clare Thiem</i>	
Time-Domain-Based Non-Volatile In-Memory Computing Architecture Using FeFETs for Binary Neural Network	733
<i>Aditya Sharma, Vatsal Dixit, Dinesh Kushwaha, Nitanshu Chauhan, Vishal Kumar Saxena, Sudeb Dasgupta, Anand Bulusu</i>	
DESPINE: NAS Generated Deep Evolutionary Adaptive Spiking Network for Low Power Edge Computing Applications	741
<i>Ajay B S, Phani Pavan K, Madhav Rao</i>	
Peephole Optimization for Quantum Approximate Synthesis	749
<i>Joseph Clark, Himanshu Thapliyal</i>	
A SPICE-Based Emulator Framework for Quantum Error Correction Circuits Using LC Resonators	757
<i>Md Mazharul Islam, Shafayat Hossain, Ahmedullah Aziz</i>	

Author Index