

Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen; 27. Workshop (MBMV 2024)

ITG-Fachbericht 314

Kaiserslautern, Germany
14-15 February 2024

ISBN: 978-1-7138-9482-7

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2024) by VDE VERLAG GMBH
All rights reserved.

Printed with permission by Curran Associates, Inc. (2024)

For permission requests, please contact VDE VERLAG GMBH
at the address below.

VDE VERLAG GMBH
Bismarckstr. 33
P.O.B. 12 01 43
10625 Berlin, Germany

Phone: +49 30 34 80 01 - 0
Fax: +49 30 34 80 01 - 9088

kundenservice@vde-verlag.de

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

Inhaltsverzeichnis

Session 1: Virtual Prototyping and Simulation

Heterogeneous Virtual Prototypes for Smart Sensor Development: Requirements and Impact 1

Alexandra Küster¹, Rainer Dorsch¹ and Christian Haubelt²

¹*Bosch Sensortec GmbH*

²*University of Rostock*

Leveraging Virtual Prototypes and Metamorphic Testing for Verification of Embedded Graphics Libraries 5

Christoph Hazott, Florian Stögmüller and Daniel Große

Johannes Kepler University Linz, Austria

Analyzing Local RISC-V Interrupt Latencies with Virtual Prototyping 7

Robert Hauser, Lukas Steffen, Florian Grützmacher and Christian Haubelt

University of Rostock

Enabling Power-based Side-Channel Attack Simulation using Virtual Prototyping 15

Christian Appold¹, Yong Hu², Ernesto Villegas Castillo², Hans-Martin Bluethgen² and

Tim Leinmüller¹

¹*DENSO AUTOMOTIVE Deutschland GmbH, Eching*

²*Cadence Design Systems GmbH, Feldkirchen*

Session 2: Neural Networks and AI Hardware

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators..... 19

Mika Markus Müller, Alexander Richard Manfred Borst, Konstantin Lübeck, Alexander

Louis-Ferdinand Jung and Oliver Bringmann

University of Tübingen

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator 31

Oliver Bause, Paul Palomero Bernardo and Oliver Bringmann

University of Tübingen

Compiler-based Processor Network Generation for Neural Networks on FPGAs 41

Patrick Plagwitz, Frank Hannig, Jürgen Teich and Oliver Keszocze

Friedrich-Alexander-Universität Erlangen-Nürnberg

Estimating the Execution Time of CNN Inference on GPUs 53

Stefan Groth¹, Moritz Schmid², Jürgen Teich¹ and Frank Hannig¹

¹*Friedrich-Alexander-Universität Erlangen-Nürnberg*

²*Siemens Healthineers, Forchheim*

Session 3: Architecture and System Modeling

Modeling for Synthesis of Deadlock-Free and Fault-Tolerant Networks-on-Chip 63

Shuang Liu and Martin Radetzki

University of Stuttgart

A Rate-Parametric Dataflow Language for a Manual Controllable CGRA Compilation Flow.... 67

Felix Böseler and Jörg Walter

OFFIS e.V., Oldenburg

Implementation of Different Communication Structures for a Rocket Chip Based RISC-V Grid Cells..... 79

Lars Lucherhandt¹, Tom Nellius¹, Robert Beck¹, Rainer Doemer², Pascal Kneuper¹,

Wolfgang Mueller¹ and Babak Sadiye¹

¹*Paderborn University/Heinz Nixdorf Institute, Paderborn*

²*University of California, Irvine, USA*

A Universal Specification Methodology for Quality Ensured, Highly Automated Generation of Design Models..... 90

Robert Kunzelmann^{1,2}, Emil Baerens¹, Daniel Gerl^{1,2}, Mayuri Bhadra^{1,2}, Niklas Schwarz¹ and

Wolfgang Ecker^{1,2}

¹*Infineon Technologies AG, Neubiberg*

²*Technical University of Munich*

A Concise, Architecture-Focused ASIP Modeling Approach for Instruction Set Simulators 99

Karsten Emrich, Daniel Müller-Gritschneider and Ulf Schlichtmann

Technical University of Munich

Towards Robustness Evaluation of Models for Cyber-Physical Systems..... 106

Maximilian Schmidt, Swantje Plambeck and Görschwin Fey

Hamburg University of Technology, Hamburg

Session 4: Software Analysis

A Comparative Analysis of ARM and RISC-V ISAs for Deeply Embedded Systems..... 110

Natalie Simson, Ares Tahiraga and Wolfgang Ecker

Infineon Technologies AG, Munich

Towards ML-based Performance Estimation of Embedded Software: A RISC-V Case Study .. 120

Weiyan Zhang¹, Muhammad Hassan^{1,2} and Rolf Drechsler^{1,2}

¹*DFKI GmbH, Bremen*

²*University of Bremen*

Towards tight Best- and Worst-Case Bounds with Heaviside Real-Time Analysis 124

Iwan Feras Fattohi¹, Victor Pollex², Christian Prehofer³ and Frank Slomka¹

¹*University of Ulm*

²*INCHRON AG, Erlangen*

³*DENSO AUTOMOTIVE Deutschland GmbH, Eching*

Session 5: Formal Verification and Security

Incremental Proofs for Bounded Model Checking **133**

Katalin Fazekas², Florian Pollitt¹, Mathias Fleury¹ and Armin Biere¹

¹*University of Freiburg*

²*TU Wien, Austria*

Everything you Always Wanted to Know About Generalization of Proof Obligations

in Bit-Level PDR (*extended abstract*) **144**

Tobias Seufert¹, Felix Winterer¹, Christoph Scholl¹, Karsten Scheibler², Tobias Paxian¹ and Bernd Becker¹

¹*University of Freiburg*

²*BTC Embedded Systems AG, Oldenburg*

Ternary Simulation as Abstract Interpretation (*Work in Progress*) **148**

Nils Froleyks¹, Emily Yu² and Armin Biere³

¹*Johannes Kepler University Linz, Austria*

²*Institute of Science and Technology, Austria*

³*University of Freiburg*

Formal Verification of Security Properties on RISC-V Processors **152**

Czea Sie Chuah, Christian Appold and Tim Leinmüller

DENSO AUTOMOTIVE Deutschland GmbH, Eching

Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation

on the RTL **156**

Tobias Jauch¹, Alex Wezel¹, Mohammad R. Fadiheh², Philipp Schmitz¹, Sayak Ray³,

Jason M. Fung³, Christopher W. Fletcher⁴, Dominik Stoffel¹ and Wolfgang Kunz¹

¹*RPTU Kaiserslautern-Landau*

²*Stanford University, USA*

³*Intel Corporation, USA*

⁴*University of California, Berkeley, USA*

Towards Completeness: Security Coverage for System Level IFT **160**

Ece Nur Demirhan Coskun¹, Sallar Ahmadi-Pour², Muhammad Hassan^{1,2} and Rolf Drechsler^{1,2}

¹*DFKI GmbH, Bremen*

²*University of Bremen*

Session 6: Modeling and Verification

**From Imperative Sequential Structured Text Models to Synchronous Quartz and
Sequentially Constructive Models.....** **164**

Marcel Christian Werner and Klaus Schneider

RPTU Kaiserslautern-Landau

Towards a Methodology for Evaluating the Execution Semantics of IEC 61499

Runtime Environments **175**

Christian Pfefferkorn^{1,2}, Sven Mehlhop², Andreas Rauh² and Jörg Walter¹

¹*OFFIS e.V., Oldenburg*

²*Carl von Ossietzky Universität Oldenburg*

PLCReX - Open-Source Project for Simplification, Transformation, Analysis, and Validation of Programmable Logic Controllers.....	182
Marcel Christian Werner and Klaus Schneider	
<i>RPTU Kaiserslautern-Landau</i>	

Session 7: Software Modeling and Code Generation

Contract Machines: An Engineer-friendly Specification Language for Mode-Based Systems....	186
--	------------

Joshua Bachmeier¹, Alexander Weigl¹ and Bernhard Beckert²

¹*FZI Research Center for Information Technology, Karlsruhe*

²*Karlsruhe Institute of Technology, Karlsruhe*

A Model-Driven Architecture Approach to Efficient and Adaptable Software Code Generation	196
---	------------

Mayuri Bhadra^{1,2}, Daniel Albert¹, Ungsang Yun¹, Robert Kunzelmann^{1,2}, Daniela Sanchez Lopera^{1,2} and Wolfgang Ecker^{1,2}

¹*Infineon Technologies AG, Neubiberg*

²*Technical University of Munich*

Extending Clang/LLVM with Custom Instruction using TableGen – An experience Report	204
---	------------

Jan Schlamelcher, Thomas Goodfellow, Bewoayia Kebianyor and Kim Grüttner

DLR, Institute of Systems Engineering for Future Mobility, Oldenburg

Memory Footprint Reduction for Dataflow Process Networks using Virtual Channels	214
--	------------

Florian Krebs and Klaus Schneider

RPTU Kaiserslautern-Landau