2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID 2024)

Kolkata, India
6 – 10 January 2024

IEEE Catalog Number: CFP24041-POD
ISBN: 979-8-3503-8441-3

Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP24041-POD
ISBN (Print-On-Demand):	979-8-3503-8441-3
ISBN (Online):	979-8-3503-8440-6
ISSN:	1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)

VLSID 2024

Table of Contents

2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)

Low Loss Gate Engineered Superjunction Insulated Gate Bipolar Transistor for High Speed Application 1
Shriharsh Prasad Behera (National Institute of Technology Raipur), Mahesh Vaidya (Indian Institute of Science Bengaluru), and Alok Naugarhiya (National Institute of Technology Raipur)

Artificial Neural Network-Based Solution for PSP MOSFET Model Card Extraction 6
Alba Ordonez Rodriguez (ST Microelectronics), Fabien Gilibert (ST Microelectronics), Francois Paolini (ST Microelectronics), Pascal Urards (ST Microelectronics), Roberto Guizzetti (ST Microelectronics), Remy Cellier (University of Lyon), John Samuel (University of Lyon), Lioua Labrak (University of Lyon), and Bastien Deveautour (University of Lyon)

Sensitivity Enhancement of TMD MOSFET-Based Biosensor by Modeling and Optimization of Back Gate Parameters 13
Monika Kumari (Indian Institute of Technology (Indian School of Mines), India) and Manodipan Sahoo (Indian Institute of Technology (Indian School of Mines), India)

K-Means Clustering with ANN Based Classification to Predict Current-Voltage Characteristics of Advanced FETs 19
Om Maheshwari (IIT Gandhinagar, India), Dev Vyas (Pandit Deendayal Energy University, India), and Nihar Ranjan Mohapatra (IIT Gandhinagar, India)

Improving Retention Time of 1T DRAM Using Electrostatic Barrier: Proposal and Analysis 25
Shivendra Singh (Indraprastha Institute of Information Technology, India), Ekta Tiwari (Indraprastha Institute of Information Technology, India), Abhinav Gupta (Indraprastha Institute of Information Technology, India), and Sneh Saurabh (Indraprastha Institute of Information Technology, India)

Design and Analysis of an Area and Power Efficient Programmable Delay Cell 31
Kuntal Chakraborty (NIT Arunachal Pradesh, India), Jai Gopal Pandey (CSIR-CEERI Pilani, India), and Abir J Mondal (NIT Arunachal Pradesh, India)

Understanding 2-Propanol Sensing Mechanism of Pd Modified Graphene Based Gas Sensor Devices Using DFT Study 37
Indranil Maity (Institute of Engineering and Management (IEM-K); University of Engineering and Management, India), Shivam Das (Institute of Engineering and Management (IEM-K); University of Engineering and Management, India), Malay Gangopadhyay (Institute of Engineering and Management (IEM-K); University of Engineering and Management, India), and Indrajit Maity (Institute of Radio Physics and Electronics (IRPE), University of Calcutta (CU), India)

Design of MoS2 Based Inverter Circuits Considering Interface Trap Effect 43
Sarath S (National Institute of Technology Calicut, India), Darshni Manekar (National Institute of Technology Calicut, India), Rajendra P. Shukla (University of Twente, The Netherlands), and Chandan Yadav (National Institute of Technology Calicut, India)

Unveiling Thermal Cross Talk in 5nm Gate-All-Around Stacked Nanosheet FETs: A Machine Learning Perspective 49
Vivek Kumar (Indian Institute of Technology Roorkee (IITR); National Institute of Technology Uttarakhand, India), Nischal Anand (National Institute of Technology Uttarakhand, India), Rohit Rai (National Institute of Technology Uttarakhand, India), Sneha Chauhan (National Institute of Technology Uttarakhand, India), and Jyoti Patel (Indian Institute of Technology Roorkee (IITR), India)

FLIP: An Artificial Neural Network-Based Post-Routing Incremental Placer 55
Pranav Jain (IIIT Delhi, India), Gagandeep Gagandeep (IIIT Delhi, India), and Sneh Saurabh (IIIT Delhi, India)

Machine Learning Based Waveform Predictions Using Discrete Wavelet Transform for Automated Verification of Analog and Mixed Signal Integrated Circuits 61
J Dhurga Devi (Anna University), Bama Srinivasan (Anna University), Selvi Ravindran (Anna University), Ranjani Parthasarathi (Anna University), PV Ramakrishna (Anna Unversity), and Lakshmanan Balasubramanian (Texas Instruments (India) Private Limited)

Reinforcement Learning Based Droplet Routing Technique in Hexagonal Digital Microfluidic Biochips Using Dueling Network 67
Amartya Dutta (B. P. Poddar Institute of Management and Technology, India), Riya Majumder (Netaji Subhash Engineering College, India), and Rajat Kumar Pal (University of Calcutta, India)

Use of Current-Mode and Voltage-Mode Receivers Together for On-chip Multipoint-to-Multipoint Data Transmission Across Global Interconnects 73
Jahnvi Singh (IIT Kharagpur), Nijwm Wary (IIT Bhubaneswar), and Pradip Mandal (IIT Kharagpur)

A 0.8V, Tri-State Inverter Based SRAM Cell for SoC Applications 79
Srujana Krishnamurthy Pillay (National Institute of Technology, India)

A 3nm Ultra High-Speed (4.5GHz) SRAM Cache Design With Wide DVFS Range 84
Sandipan Sinha (n/a), Manish Trivedi (n/a), Jaswinder Singh (n/a), Sriharsha Enjapuri (n/a), Deepesh Gujjar (n/a), Ramesh Halli (n/a), and Girishankar Gurumurthy (n/a)

Phase Frequency Detector with Zero-Reset Pulse for Low-Spur Phase-Locked Loop Applications... 90
Marichamy Divya (VIT, India), Siva Kumar Rapina (MSDG, Microchip Technology, India), and Kumaravel S (VIT, India)

An Improved Charge-Pump Design to Increase Tuning Range and Reduce Spurs in FMCW Radar Synthesizers 96
Sumit Kumar (Indian Institute of Science Bengaluru, India) and Gaurab Banerjee (Indian Institute of Science Bengaluru, India)

A sub-μW Fully Integrated Compact CMOS Temperature Sensor for Passive RFID Applications ... 101
Chilaka Jayaram (National Institute of Technology Warangal, India) and Patri Sreehari Rao (National Institute of Technology Warangal, India)

Flux Controlled Grounded Meminductor Emulator Using Single DVCCTA 107
Nidhee Bhuwal (Dr Shyama Prasad Mukherjee International Institute of Information Technology, India), Kamal Solanki (Dr Shyama Prasad Mukherjee International Institute of Information Technology, India), Manoj Kumar Majumder (Dr Shyama Prasad Mukherjee International Institute of Information Technology, India), and Deepika Gupta (Dr Shyama Prasad Mukherjee International Institute of Information Technology, India)

A Neuro Inspired Pulse Density Modulator Sensing Unipolar and Bipolar Current Signals 113
Tamal Chowdhury (IIT Kharagpur, India) and Pradip Mandal (IIT Kharagpur, India)

A Compact Low-Power 29 Gb/s Pseudo Random Quaternary Sequence Generator in 65 nm CMOS 119
Ishan Mishra (Indian Institute of Technology Bombay, India), Ganpat Anant Parulekar (Indian Institute of Technology Bombay, India), and Shalabh Gupta (Indian Institute of Technology Bombay, India)

Design of 3 bit/cell NAND Memory Array Based on Ferroelectric Field Effect Transistor 125
Albert Daimari (Tezpur University, India), Ankit Chakusaru Deori (Tezpur University, India), Arnab Ratna Pawe (Tezpur University, India), and Ratul Kumar Baruah (Tezpur University, India)

An On-Chip Thermoelectric Cooler Controller With Improved Driving Current of 2 A at 0.5 Ω Load 129
Sowmyashree S (Indian Institute of Technology Mandi, India) and Hitesh Shrimali (Indian Institute of Technology Mandi, India)

Design and Implementation of SPAD-Based Linearly Stable Multi-Mode Configurable TAC Pixel .. 135
Minal Bisen (Indian Institute of Technology, Bhilai, India), Kapil Jainwal (Indian Institute of Technology, Hyderabad, India), and Nitin Khanna (Indian Institute of Technology, Bhilai, India)

A 7.1 GHz +23.7 dBm OIP3 1-dB NF Cascode LNA for Next-Generation Wi-Fi Using a 130 nm SOI CMOS Technology 140
Indrajit Das (Design Platforms Team, GlobalFoundries, India), Hari Kishore Kakara (Design Platforms Team, GlobalFoundries, India), Vasudeva Reddy (Design Platforms Team, GlobalFoundries, India), and Venkata Vanukuru (Design Platforms Team, GlobalFoundries, India)

A 1.6 - 2.5 GHz Receiver for Software Defined Radio with High Linearity Mode 145
Gopikrishna Vijayakumar (Indian Institute of Technology Hyderabad, India), Alok Joshi (Renesas Electronics Corporation, India), and Abhishek Kumar (Indian Institute of Technology Hyderabad, India)

Parallel-Series Diode-Based Ring Amplifier for Switched Capacitor Circuits 150
Zainubia Zainubia (Indian Institute of Technology Jammu, India), Bipul Kumar Singh (Indian Institute of Technology Jammu, India), Manish Pundir (Indian Institute of Technology Jammu, India), Subhash Chander Dubey (Indian Institute of Technology Jammu, India), and Ambika Prasad Shah (Indian Institute of Technology Jammu, India)

A Low Power Dual-Band Sub-Sampling Phase Locked Loop with sub-100 fs RMS Jitter and <-255-dB FOMjitter 156
Anshul Verma (Indian Institute of Technology, Roorkee, India) and Bishnu Prasad Das (Indian Institute of Technology, Roorkee, India)

A Low Power and Low Noise, Self Body Biased Low Noise Amplifier 162
Jyoti Priya (Indian Institute of Technology Roorkee, India) and Darshak Bhatt (Indian Institute of Technology Roorkee, India)

Closed Form Expression of Input Matching of a Wideband Single-Ended to Differential LNA .. 168
Sanchari Das (University at Buffalo, USA) and Bibhu Datta Sahoo (University at Buffalo, USA)

An Integrated Multipurpose Low-Power Electrochemical Readout Interface with On-chip Input Waveform Generator 174
Sayan Sarkar (Hong Kong University of Science and Technology) and Abhishek Anand (National Institute of Technology Durgapur)

Towards Model-Size Agnostic, Compute-Free, Memorization-Based Inference of Deep Learning ... 180
Davide Giacomini (University of Illinois Chicago (UIC), USA), Maeesha Binte Hashem (University of Illinois Chicago (UIC), USA), Jeremiah Suarez (Illinois Mathematics and Science Academy, USA), and Amit Ranjan Trivedi (University of Illinois at Chicago (UIC), USA)

Hardware-Based Detection of Malicious Firmware Modification in Microgrids 186
Amisha Srivastava (University of Texas at Dallas, USA), Sneha Thakur (IEEE Member), Abraham Peedikayil Kuruvila (Samsung Electronics America, USA), Poras T. Balsara (University of Texas at Dallas, USA), and Kanad Basu (University of Texas at Dallas, USA)

Multiplierless In-Filter Computing for tinyML Platforms 192
A.R. Nair (Indian Institute of Science, India), P.K. Nath (Pandit Deendayal Energy University, India), S. Chakrabartty (Washington University in St. Louis, USA), and C.S. Thakur (Indian Institute of Science, India)

Optimizing Medical Image Analysis: Leveraging Efficient Hardware and AI Algorithms 198
Subhadeep Dolai (Liverpool John Moores University, UK) and Ekata Mitra (Portland State University, USA)

SpiCS-Net: Circuit Switched Network on Chip for Area-Efficient Spiking Recurrent Neural Networks 204
Manu Rathore (The University of Tennessee, USA) and Garrett S. Rose (The University of Tennessee, USA)

Low-Complexity Classification Technique and Hardware-Efficient Classify-Unit Architecture for CNN Accelerator 210
Najrul Islam (Indian Institute of Technology Mandi), Rahul Shrestha (Indian Institute of Technology Mandi), and Shubhajit Roy Chowdhury (Indian Institute of Technology Mandi)

Bit-Beading: Stringing Bit-Level MAC Results for Accelerating Neural Networks 216
Zeeshan Anwar (IIT Guwahati, India), Imlijungla Longchar (IIT Guwahati, India), and Hemangee K. Kapoor (IIT Guwahati, India)

Reconfigurable Processing-in-Memory Architecture for Data Intensive Applications 222
Sathwika Bavikadi (George Mason University, USA), Purab Ranjan Sutradhar (Rochester Institute of Technology, USA), Amlan Ganguly (Rochester Institute of Technology, USA), and Sai Manoj Pudukotai Dinakarrao (George Mason University, USA)

HARVEST: Towards Efficient Sparse DNN Accelerators Using Programmable Thresholds 228
Soumendu Kumar Ghosh (NPU IP, CGAI (CCG), Intel Corporation, USA), Shamik Kundu (University of Texas at Dallas, USA), Arnab Raha (NPU IP, CGAI (CCG), Intel Corporation, USA), Deepak A. Mathaikutty (NPU IP, CGAI (CCG), Intel Corporation, USA), and Vijay Raghunathan (Purdue University, USA)

Low Complexity High Speed Deep Neural Network Augmented Wireless Channel Estimation 235
Syed Asrar ul Haq (IIIT Delhi, India), Varun Singh (IIIT Delhi, India), Bhanu Teja Tanaji (IIIT Delhi, India), and Sumit Darak (IIIT Delhi, India)

FP-BMAC: Efficient Approximate Floating-Point Bit-Parallel MAC Processor Using IMC 241
Saketh Gajawada (IIIT-Bangalore, India), Aryan Gupta (IIT Gandhinagar, India), Kailash Prasad (IIT Gandhinagar, India), and Joycee Mekei (IIT Gandhinagar, India)

FP-ATM: A Flexible Floating Point NOR Adder Tree Macro for In-Memory Computing 247
Yathin Kumar Attuluri (IIIT-Bangalore), Ruchit Chudasama (IIT Gandhinagar), Kailash Prasad (IIT Gandhinagar), and Joycee Mekie (IIT Gandhinagar)

COMPRIZE: Assessing the Fusion of Quantization and Compression on DNN Hardware Accelerators 253
Vrajesh Patel (Indian Institute of Technology Gandhinagar, India), Neel Shah (Indian Institute of Technology Gandhinagar, India), Aravind Krishna (Indian Institute of Technology Gandhinagar, India), Tom Glint (Indian Institute of Technology Gandhinagar, India), Abdul Ronak (Indian Institute of Technology Gandhinagar, India), and Joycee Mekie (Indian Institute of Technology Gandhinagar, India)

Certifiable and Efficient Autonomous Cyber-Physical Systems Design 259
Shengjie Xu (The University of North Carolina at Chapel Hill, USA), Clara Hobbs (The University of North Carolina at Chapel Hill, USA), Bineet Ghosh (The University of Alabama, USA), Parasara Sridhar Duggirala (The University of North Carolina at Chapel Hill, USA), and Samarjit Chakraborty (The University of North Carolina at Chapel Hill, USA)

Autonomous Automotives on the Edge 264
Kaustabha Ray (IBM Research - India and Indian Statistical Institute) and Ansuman Banerjee (Indian Statistical Institute)

Certifying Learning-Enabled Autonomous Cyber Physical Systems — A Deployment Perspective . 270
Suraj Singh (Indian Institute of Technology Kharagpur, India), Somnath Hazra (Indian Institute of Technology Kharagpur, India), Sumanta Dey (Indian Institute of Technology Kharagpur, India), and Soumyajit Dey (Indian Institute of Technology Kharagpur, India)

SMT-Based Control Safety Property Checking in Cyber-Physical Systems Under Timing Uncertainties 276
Anand Yeolekar (TCS Research, Tata Consultancy Services, India; Technical University of Munich, Germany), Ravindra Metta (TCS Research, Tata Consultancy Services, India; Technical University of Munich, Germany), and Samarjit Chakraborty (The University of North Carolina at Chapel Hill, USA)

MLESD: Machine Learning Assisted Faster On-Chip ESD Convergence Strategy 281
Sashank Nishad (Intel Technology India Pvt. Ltd., India), Santanu Kundu (Intel Technology India Pvt. Ltd., India), Nicolas Richaud (Intel Corporation, Italy), Mallikarjun S. (Intel Technology India Pvt. Ltd., India), Manoranjan Prasad (Intel Technology India Pvt. Ltd., India), and Lennart Renker (Intel Deutschland GmbH, Germany)

Unlocking the Power of Machine Learning for Faster PCB Package and Board PDN Convergence .. 287
Manoranjan Prasad (Intel Technology India Pvt. Ltd., India), Santanu Kundu (Intel Technology India Pvt. Ltd., India), Lennart Renker (Product Enablement Solutions Group, Intel Deutschland GmbH, Germany), and Rakesh Ranjan (Intel Technology India Pvt. Ltd., India)

DFT Static Verification Using Early RTL Exploration and Debug for Mobile SoC and Edge AI Applications 293
Vinod Viswanath (Real Intent, Inc., USA) and Kanad Chakraborty (Real Intent, Inc., USA)

Artificial Neural Network-Based Prediction and Alleviation of Congestion During Placement . 300
Pooja Beniwal (Indraprastha Institute of Information Technology, India) and Sneh Saurabh (Indraprastha Institute of Information Technology, India)

A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of Nearest Neighbor Architecture in 2D 306
Sneha Lahiri (Dr. B.C.Roy Engineering College, India), Megha Kesh (Dr. B.C.Roy Engineering College, India), Rupsa Mandal (Dr. B.C.Roy Engineering College, India), Anirban Bhattacharjee (The LNM Institute of Information Technology, India), Sovan Bhattacharya (Dr. B.C. Roy Engineering College; National Institute of Technology, India), Dola Sinha (Dr. B.C.Roy Engineering College; Indian Institute of Technology, Dhanbad (Former Research Fellow), India), Chandan Bandyopadhyay (Dr. B.C.Roy Engineering College, India; University of Bremen, Germany), Laxmidhar Biswal (International Institute of Information Technology, India), Robert Wille (Technical University of Munich, Germany), and Rolf Drechsler (University of Bremen, Germany)

A Method to Accurately Simulate and Detect Transition Time Instants in Piecewise Linear SMPS Circuits 312
Saloni Tandon (Cadence Design Systems)

Authenticating Edge Neural Network Through Hardware Security Modules and Quantum-Safe Key Management 318
Swathi Kumar Vembu (Nanyang Technological University, Singapore), Anupam Chattopadhyay (Nanyang Technological University, Singapore), and Sayandeep Saha (Indian Institute of Technology, Kharagpur, India)

DRL-Based Multi-Stream Scheduling of Inference Pipelines on Edge Devices 324
Danny Pereira (Indian Institute of Technology Kharagpur, India), Sumana Ghosh (Indian Statistical Institute Kolkata, India), and Soumyajit Dey (Indian Institute of Technology Kharagpur, India)

Long Short Term Memory (LSTM)-based Cuffless Continuous Blood Pressure Monitoring 330
Vijay Kumar (Indian Institute of Technology Delhi, India), Goldy Goldy (Indian Institute of Technology Delhi, India), Kolin Paul (Indian Institute of Technology Delhi, India), and Mahesh Chowdhary (ST Microelectronics, United States)

A Pulse Oximeter and a Controller Designed for Automatic Regulation of Oxygen Concentrators 336
Dibya Chowdhury (Indian Institute of Technology Ropar, India), Shivdeep Shivdeep (Indian Institute of Technology Ropar, India), and Devarshi Mrinal Das (Indian Institute of Technology Ropar, India)

CAD Tools Pathway in Hardware Security 342
Sree Ranjani Rajendran (University of Florida, USA), Farimah Farahmandi (University of Florida, USA), and Mark Tehranipoor (University of Florida, USA)

MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures 348
Prakhar Diwan (Indian Institute of Technology Bombay, India), Suryakant Toraskar (Indian Institute of Technology Bombay, India), Varun Venkitaraman (Indian Institute of Technology Bombay, India), Nirmal Kumar Boran (Indian Institute of Technology Bombay; National Institute of Technology Calicut, India), Chandramani Chaudhary (National Institute of Technology Calicut, India), and Virendra Singh (Indian Institute of Technology Bombay, India)

ERS: Energy-Efficient Real-Time DAG Scheduling on Uniform Multiprocessor Embedded Systems 354
Debabrata Senapati (SRM University - AP, India), Dharmendra Maurya (IIT Guwahati, India), Arnab Sarkar (IIT Kharagpur, India), and Chandan Karfa (IIT Guwahati, India)

An Efficient Neural Network Controller for Autonomous Lane-Keeping Assist System 360
Debanjan Mallik (Jadavpur University, India) and Sumana Ghosh (Indian Statistical Institute Kolkata, India)

Early Execution for Soft Error Detection 366
Raj Kumar Choudhary (Indian Institute of Technology Bombay, India), Janeel Patel (Indian Institute of Technology Bombay, India), and Virendra Singh (Indian Institute of Technology Bombay, India)

Vigil: A RISC-V SoC Architecture for 2-Fold Hybrid CNN-kNN Based Fall Detector Implementation on FPGA 372
Tamonash Bhattacharyya (Indian Institute of Engineering Science and Technology, India), Prasun Ghosal (Indian Institute of Engineering Science and Technology, India), Sonam Sonam (Indraprastha Institute of Information Technology, India), and Sujay Deb (Indraprastha Institute of Information Technology, India)

Margin Propagation Based Analog Soft-Gates for Probabilistic Computing 378
Ankita Nandi (Indian Institute of Science, India), Pratik Kumar (Indian Institute of Science, India), Shantanu Chakrabartty (Washington University in St. Louis, USA), and Chetan Singh Thakur (Indian Institute of Science, India)

In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures 384
Fatemeh Shirinzadeh (University of Bremen, Germany), Arighna Deb (Kalinga Institute of Industrial Technology, India), Saeideh Shirinzadeh (German Research Centre for Artificial Intelligence (DFKI); Fraunhofer Institute for Systems and Innovation Research(ISI), Germany), Abhoy Kole (German Research Centre for Artificial Intelligence (DFKI), Germany), Kamalika Datta (University of Bremen, Germany; German Research Centre for Artificial Intelligence (DFKI), Germany), and Rolf Drechsler (University of Bremen, Germany; German Research Centre for Artificial Intelligence (DFKI), Germany)

Thermal Crosstalk Analysis in ReRAM Passive Crossbar Arrays 390
Shubham Pande (Indian Institute of Technology(IIT) Madras, India), Bhaswar Chakrabarti (Indian Institute of Technology(IIT) Madras, India), and Anjan Chakravorty (Indian Institute of Technology(IIT) Madras, India)

Optimized QAOA ansatz circuit design for two-body Hamiltonian problems 396
Ritajit Majumdar (IBM Quantum, IBM India Research Lab), Dhiraj Madan (IBM Quantum, IBM India Research Lab), Debasmita Bhoumik (Indian Statistical Institute), Dhinakaran Vinayagamurthy (Indian Statistical Institute), Shesha Raghunathan (Indian Statistical Institute), and Susmita Sur-Kolay (Indian Statistical Institute)

Accelerating Fluid Loading in Sample Preparation with Fully Programmable Valve Arrays 402
Mohit Kumar (Indian Institute of Technology (IIT) Guwahati, India), Abhik Kumar Khan (Indian Institute of Technology (IIT) Guwahati, India), Sudip Roy (IIT Roorkee, India), Krishnendu Chakrabarty (Arizona State University, USA), and Sukanta Bhattacharjee (Indian Institute of Technology (IIT) Guwahati, India)

Analysis of the Effects of Crosstalk Errors on Various Quantum Circuits 408
Soumen Bajpayee (Indian Institute of Information Technology Kalyani, India) and Imon Mukherjee (Indian Institute of Information Technology Kalyani, India)

Finding a Promising Oxide Material for Resistive Random Access Memory with Graphene Electrode 414
Kanupriya Varshney (Indian Institute of Technology Ropar, India), Mani S. Yadav (Indian Institute of Technology Ropar, India), Devarshi Mrinal Das (Indian Institute of Technology Ropar, India), and Brajesh Rawat (Indian Institute of Technology Ropar, India)

Retention Time Constrained Bioassay Scheduling on Flow-Based Microfluidic Biochips with Latches 419
Tamal Mandal (IIT Roorkee, India), Debraj Kundu (IIT Roorkee, India), and Sudip Roy (IIT Roorkee, India)

Heterogeneous CMOS-MEMS Based Boost Converter for 2.4 GHz RF Energy Harvester 425
Sumit Saha (Indian Institute of Technology, Bombay, India), Prasad B. Kanyaka (Indian Institute of Technology, Bombay, India), Mark Lust (Ohio State University, USA), Nima Ghalichechian (Georgia Institute of Technology, USA), V. Ramgopal Rao (Birla Institute of Technology & Science, India), and Maryam Shojaei Baghini (Indian Institute of Technology, Bombay, India)

Hybrid CMOS-Memristor Logic for Boosting the Power-Efficiency in Error Tolerant Applications 431
Monika Pokharia (IIT Gandhinagar, India), Kailash Prasad (IIT Gandhinagar, India), Ravi Hegde (IIT Gandhinagar, India), and Joycee Mekie (IIT Gandhinagar, India)

Design for Trust Utilizing Rareness Reduction 437
Aruna Jayasena (University of Florida, USA) and Prabhat Mishra (University of Florida, USA)

Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAs .. 443
Debayan Das (Indian Institute of Science, India), Majid Sabbagh (Intel Corporation, USA), Rana Elnaggar (Intel Corporation, USA), Guang Chen (Intel Corporation, USA), Sayak Ray (Intel Corporation, USA), and Jason Fung (Intel Corporation, USA)

Vig-WaR: Vigilantly Watching Ransomware for Robust Trapping and Containment 449
Akash Panzade (Indian Institute of Technology Kanpur), Deepak Kumar (Indian Institute of Technology Kanpur), Mahendra Rathor (Indian Institute of Technology Varanasi), and Urbi Chatterjee (Indian Institute of Technology Kanpur)

KiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS- Kyber and CRYSTALS- Dilithium on FPGA 455
Suraj Mandal (Indian Institute of Technology Kanpur, India) and Debapriya Basu Roy (Indian Institute of Technology Kanpur, India)

Pattern Based Synthetic Benchmark Generation for Hardware Security Applications 461
Juneeth Kumar Meka (University of Cincinnati, USA), Satya AmarKant Marupureddy (University of Cincinnati, USA), and Ranga Vemuri (University of Cincinnati, USA)

Enhancing Hardware Trojan Security Through Reference-Free Clustering Using Representatives… 467
Ashutosh Ghimire (Wright State University, USA), Mohammed Alkurdi (Wright State University, USA), and Fathi Amsaad (Wright State University, USA)

Stealthy SWAPs: Adversarial SWAP Injection in Multi-tenant Quantum Computing 474
Suryansh Upadhyay (The Pennsylvania State University, USA) and Swaroop Ghosh (The Pennsylvania State University, USA)

Characteristic Exploitation of Programmable Delay Line Influenced Oscillator Circuit as Hardware Security Primitive 480
R Sivaraman (SASTRA Deemed University, India), D Muralidaran (SASTRA Deemed University, India), R Muthaiah (SASTRA Deemed University, India), and V S Shankar Sriram (SASTRA Deemed University, India)

A High Throughput ASCON Architecture for Secure Edge IoT Devices 486
Ayyappa Koppuravuri (IIIT Bangalore, India), Haribabu Pasupuleti (IIIT Bangalore, India), Sasirekha GVK (IIIT Bangalore, India), and Jyotsna Bapat (IIIT Bangalore, India)

SRIL: Securing Registers from Information Leakage at Register Transfer Level 492
Priyanka Panigrahi (Indian Institute of Technology Guwahati, India), Vignesh Ravichandra Rao (Indian Institute of Technology Guwahati, India), Thockchom Birjit Singha (Indian Institute of Technology Guwahati, India), and Chandan Karfa (Indian Institute of Technology Guwahati, India)

ROBUST: RTL Obfuscation Using Bi-Functional Polymorphic Operators 499
Haimanti Chakraborty (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)

Enhancing Output Corruption Through GSHE Switch Based Logic Encryption 505
Nikhil Saxena (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)

Security Implications of Approximation: A Study of Trojan Attacks on Approximate Adders and Multipliers 511
Vishesh Mishra (IIT Kanpur, India), Sparsh Mittal (IIT Roorkee, India), Nirbhay Mishra (Chandigarh University, India), and Rekha Singhal (TCS Research, India)

Evaluating the Robustness of Large Scale eFPGA-Based Hardware Redaction 517
Praveen Karmakar (Indian Institute of Technology Guwahati, India), Marpina Bharani (Indian Institute of Technology Guwahati, India), and Chandan Karfa (Indian Institute of Technology Guwahati, India)

Trojan Localization Using Information Flow Tracking Properties in SoC Designs 523
Suriya Srinivasan (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)

Processing-in-Memory Architecture with Precision-Scaling for Malware Detection 529
Sreenitha Kasarapu (George Mason University, USA), Sathwika Bavikadi (George Mason University, USA), and Sai Manoj Pudukotai Dinakarrao (George Mason University, USA)

SDR-PUF: Sequence-Dependent Reconfigurable SRAM PUF with an Exponential CRP Space ... 535
Kailash Prasad (Indian Institute of Technology, Gandhinagar, India), Neel Shah (Indian Institute of Technology, Gandhinagar, India), Jinay Dagli (Indian Institute of Technology, Gandhinagar, India), and Joycee Mekie (Indian Institute of Technology, Gandhinagar, India)

Quantifying the Efficacy of Logic Locking Methods 541
Joseph Sweeney (Carnegie Mellon University), Deepali Garg (Carnegie Mellon University), and Lawrence Pileggi (Carnegie Mellon University)

SAT and SCOPE Attacks on Deceptive Multiplexer Logic Locking 547
Jugal Gandhi (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), Rishi Agarwal (Birla Institute of Technology and Science (BITS), India), Anish Mall (Birla Institute of Technology and Science (BITS), India), Diksha Shekhawat (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), M. Santosh (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India), and Jai Gopal Pandey (CSIR- Central Electronics Engineering Research Institute (CEERI); Academy of Scientific and Innovative Research (AcSIR), India)

Logic Locking Emulator on FPGA: A Conceptual View 553
Manjith Baby Sarojam Chellam (Indian Institute of Information Technology Kottayam, India), Ramasubramanian Natarajan (National Institute of Technology Tiruchirappalli, India), and Nagi Naganathan (Microsoft, Raleigh NC, USA)

Harnessing Entropy: RRAM Crossbar-Based Unified PUF and RNG 560
Gokulnath Rajendran (NTU, Singapore), Furqan Zahoor (NTU, Singapore), Sidhaant Sachin Thakker (BITS-Pilani), Simranjeet Singh (IIT Bombay, India; Forschungszentrum Jülich, Germany), Farhad Merchant (Newcastle University, UK), Vikas Rana (Forschungszentrum Jülich, Germany), and Anupam Chattopadhyay (NTU, Singapore)

Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array . 565
Ankit Bende (Forschungszentrum Jüelich GmbH, Germany), Simranjeet Singh (Forschungszentrum Jülich GmbH, Germany; Indian Institute of Technology Bombay, India), Chandan Kumar Jha (University of Bremen, Germany), Tim Kempen (Forschungszentrum Jüelich GmbH, Germany), Felix Cüeppers (Forschungszentrum Jüelich GmbH, Germany), Christopher Bengel (IWE-2 RWTH Aachen, Germany), André Zambanini (Forschungszentrum Jüelich GmbH, Germany), Dennis Nielinger (Forschungszentrum Jüelich GmbH, Germany), Sachin Patkar (Indian Institute of Technology Bombay, India), Rolf Drechsler (University of Bremen, Germany), Rainer Waser (Forschungszentrum Jüelich GmbH, Germany), Farhad Merchant (Newcastle University, UK), and Vikas Rana (Forschungszentrum Jüelich GmbH, Germany)

Designing Hash and Encryption Engines Using Quantum Computing 571
Suryansh Upadhyay (The Pennsylvania State University, USA), Rupshali Roy (The Pennsylvania State University, USA), and Swaroop Ghosh (The Pennsylvania State University, USA)

Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic ... 577
Chandan Kumar Jha (Institute of Computer Science, University of Bremen, Germany), Sallar Ahmadi-Pour (Institute of Computer Science, University of Bremen, Germany), and Rolf Drechsler (Institute of Computer Science, University of Bremen; DFKI GmbH, Germany)

Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture 583
Noa Aflalo (Technion – Israel Institute of Technology, Israel), Eilam Yalon (Technion – Israel Institute of Technology, Israel), and Shahar Kvatinsky (Technion – Israel Institute of Technology, Israel)

Design of VFC with Programmable Frequency Ramp to Control on-Chip Switching Current Profile 587
Pritam Bhattacharjee (Vellore Institute of Technology, India) and Alak Majumder (National Institute of Technology, India)

OEDASA: Optimization Enabled Error-Diluted Approximate Systolic Array Design for an Image Processing Application 593
Dantu Nandini Devi (IIIT-Bangalore, India), Gandi Ajay Kumar (IIIT-Bangalore, India), Bindu G Gowda (IIIT-Bangalore, India), and Madhav Rao (IIIT-Bangalore, India)

A 0.8-V, 593-pA Trim-Free Duty-Cycled All CMOS Current Reference for Ultra-Low Power IoT Applications 599
Chetan Mittal (International Institute of Information Technology, Hyderabad (IIIT-H), India), Arnab Dey (International Institute of Information Technology, Hyderabad (IIIT-H), India), Anubhab Banerjee (International Institute of Information Technology, Hyderabad (IIIT-H), India), Ashfakh Ali (International Institute of Information Technology, Hyderabad (IIIT-H), India), and Zia Abbas (International Institute of Information Technology, Hyderabad (IIIT-H), India)

EBACA: Efficient Bfloat16-Based Activation Function Implementation Using Enhanced CORDIC Architecture 605
Vinay Rayapati (International Institute of Information Technology Bangalore), Sanampudi GopalaKrishna Reddy (International Institute of Information Technology Bangalore), Gandi Ajay Kumar (International Institute of Information Technology Bangalore), Gogireddy Ravikiran Reddy (International Institute of Information Technology Bangalore), and Madhav Rao (International Institute of Information Technology Bangalore)

Multi-port Register File Implementation Using SDP Approach for Optimized Area and Power 611
Vijay Kumar Vala (Mediatek Bangalore Private Limited.) and Priyanka Gupta (Mediatek Bangalore Private limited)

FPGA Specific Speed-Area Optimized Architectures of Arithmetic Cores with Scan Insertion for Carry Chain Based Multi-level Logic Implementation 617
Ayan Palchaudhuri (Indian Institute of Technology Bhubaneswar, India) and Anindya Sundar Dhar (Indian Institute of Technology Kharagpur, India)

A High Performance and Low Power Subthreshold Voltage Level Shifter Design 623
Ananya Kapoor (Delhi Technological University), Ayush Thapar (Delhi Technological University), Chaitanya Shanker Jha (Delhi Technological University), and Chaudhry Indra Kumar (Delhi Technological University)

Broadband Spectrum Generation in Silicon Nanocrystal-Based Dual-Slot Waveguide 628
Somen Adhikary (IIEST Shibpur), Ritesh Das (IIEST Shibpur), and Mousumi Basu (IIEST Shipbur)

Generation of Asymmetric Triangular Pulse by a Dispersion and Nonlinearity Engineered Silicon Core Optical Fiber 632
Atrayee Mishra (Indian Institute of Engineering Science and Technology, India), Binoy Krishna Ghosh (Indian Institute of Engineering Science and Technology, India), Dipankar Ghosh (MCKV Institute of Engineering, India), and Mousumi Basu (Indian Institute of Engineering Science and Technology, India)

A Novel Approach to Control a DC-DC Converter Using Its Empirical Physical Model 637
Sushmita Ghosh (IIT Delhi, India) and Bidyut K. Bhattacharyya (Ornate Solar, India)

Wear Leveling-Aware Active Battery Cell Balancing 643
Enrico Fraccaroli (University of Verona, Italy; University of North Carolina at Chapel Hill, USA), Seongik Jang (Hyundai Motor Company, South Korea), Logan Stach (University of North Carolina at Chapel Hill, USA), Hoeseok Yang (Santa Clara University, USA), Sangyoung Park (Technical University of Berlin, Germany), and Samarjit Chakraborty (University of North Carolina at Chapel Hill, USA)

A Novel Controlled Shutdown Scheme for DCDC Converters Enabling Energy Recycling 649
Anup J Deka (Intel Technology India Pvt Ltd, India) and Shobhit Tyagi (Intel Technology India Pvt Ltd, India)

Voltage Mode Charge Pump Regulator with Improved Compensation and Dynamic Body Biasing Scheme 655
Rohan Sinha (Texas Instruments, India), Devraj M Rajagopal (Texas Instruments, India), and Aditya Madhavan (Texas Instruments, India)

Power Integrity Analysis for Interoperability of BoW Chiplet Interfaces 660
Ishan Mishra (Indian Institute of Technology Bombay, India), Jayaprakash Balachandran (d-Matrix Inc., USA), Wen-Sin Liew (d-Matrix Inc., USA), Elad Alon (Blue Cheetah Analog Design Inc., USA), Srinivas Venkataraman (Meta Platforms Inc., USA), and Shalabh Gupta (Indian Institute of Technology Bombay, India)

Optimizing Task Scheduling in Multi-thread Real-Time Systems Using Augmented Particle Swarm Optimization 666
B. Naresh Kumar Reddy (National Institute of Technology Tiruchirappalli, India), Y. Charan Krishna (Amrita Vishwa Vidyapeetham, India), P. Naga Satya Nitish (Amrita Vishwa Vidyapeetham, India), and Sita Devi Bharatula (Amrita Vishwa Vidyapeetham, India)

Evolvable Hardware for Fault Mitigation in Control Circuits 672
S Deepanjali (IIITDM Kancheepuram, India), Ayesha Shaik (Vellore Institute of Technology, India), Noor Mahammad Sk (IIITDM Kancheepuram, India), and Beautlin S (St.Joseph's Institute of Technology, India)

Fault-Tolerant Floating-Point Multiplier Design for Mission Critical Systems 678
Sakali Raghavendra Kumar (SSN College of Engineering, India), Sreehari Veeramachaneni (GRIET, Hyderabad, India), and Noor Mahammad Sk (IIITDM Kancheepuram, India)

On Managing Test-Time, Power, and Layer Assignment in 3D SoCs with Built-in-Self-Repair Modules 684
Sabyasachee Banerjee (Heritage Institute of Technology, India), Subhashis Majumder (Heritage Institute of Technology, India), and Bhargab B. Bhattacharya (Indian Institute of Technology Kharagpur, India)

LLC Block Reuse Predictor Design Using Deep Learning to Mitigate Soft Error in Multicore 690
Avishek Choudhury (New Alipore College, India), Brototi Mondal (Sammilani Mahavidyalaya, India), Kolin Paul (IIT Delhi, India), and Biplab K Sikdar (IIEST Shibpur, India)

An Amalgamated Testability Measure Derived from Machine Intelligence 696
Soham Roy (Intel Corporation, USA) and Vishwani D. Agrawal (Auburn University, USA)

FGG: Feedback Guided Generation to Accelerate Functional Coverage Closure on Network-on-Chip Processors 702
N Vamshi Krishna (Invecas Technologies Pvt. Ltd, BITS-Pilani, Hyderabad Campus), Anushka Chaudhary (BITS-Pilani, Hyderabad Campus), and Soumya J (BITS-Pilani, Hyderabad Campus)

Structural Testing: Vmin Silicon Issues and Solutions 708
Prashant Sonone (Intel Technology India Pvt. Ltd, India) and Pradeep R (Intel Technology India Pvt. Ltd., India)

Near-Threshold-at-Gate Based Test for Stuck-on Fault in Scan-Chain Testing 712
R S Haripriya (Indian Institute of Technology Tirupati, India), Soumitro Vyapari (Indian Institute of Technology Tirupati, India), and Jaynarayan T Tudu (Indian Institute of Technology Tirupati, India)

X-Tolerant Logic BIST for Automotive Designs Using Observation Scan Technology 718
Ashrith S Harith (Siemens Digital Industries Software, USA), Yingdi Liu (Siemens Digital Industries Software, USA), Nilanjan Mukherjee (Siemens Digital Industries Software, USA), and Jeff Mayer (Siemens Digital Industries Software, USA)

Revisiting Test Compression Configuration in Context of Multi-core Testing Using Packetized Scan Network 724
Subhadip Kundu (Qualcomm India Pvt. Ltd.) and Jais Abraham (Qualcomm India Pvt. Ltd.)

Genetic Algorithm Based Efficient Grouping Technique for Post Bond Test and Crosstalk Faults Among TSVs 730
Tanusree Kaibartta (IITISM, India), Hitarth Arora (IITISM, India), and Debesh Kumar Das (IITISM, India)

Author Index **737**