# **2024 IEEE International** Symposium on High-Performance **Computer Architecture** (HPCA 2024)

Edinburgh, United Kingdom 2-6 March 2024

Pages 1-612



**IEEE Catalog Number: CFP24013-POD ISBN**:

979-8-3503-9314-9

## Copyright © 2024 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP24013-POD

 ISBN (Print-On-Demand):
 979-8-3503-9314-9

 ISBN (Online):
 979-8-3503-9313-2

ISSN: 1530-0897

#### **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

## **HPCA 2024**

#### **Table of Contents**

Message from General Chairs	xviii
Message from Program Chairs	xix
Message from Industry Track Chairs	xxii
Organizing Committee	
Program Committee	
Industry Track Program Committee	xxviii
Sponsors	xxix
Security: Side-Channel, Session 1/A	
Exploitation of Security Vulnerability on Retirement Ke Xu (Wuhan University, China), Ming Tang (Wuhan University, China), Quancheng Wang (Wuhan University, China), and Han Wang (Wuhan University, China)	1
GadgetSpinner: A New Transient Execution Primitive using the Loop Stream Detector Yun Chen (National University of Singapore, Singapore), Ali Hajiabadi (National University of Singapore, Singapore), and Trevor E. Carlson (National University of Singapore, Singapore)	· 15
Uncovering and Exploiting AMD Speculative Memory Access Predictors for Fun and Chang Liu (Tsinghua University, China), Dongsheng Wang (Tsinghua University, Zhongguancun Laboratory, China), Yongqiang Lyu (Tsinghua University, China), Pengfei Qiu (Beijing University of Posts and Telecommunications, China), Yu Jin (Beijing University of Posts and Telecommunications, China), Zhuoyuan Lu (Beijing University of Posts and Telecommunications, China), Yinqian Zhang (Southern University of Science and Technology, China), and Gang Qu (University of Maryland, College Park, USA)	Profit31

### Reconfigurable Architecture & FPGA, 1/B

E2EMap: End-to-End Reinforcement Learning for CGRA Compilation via Reverse Mapping 4 Dajiang Liu (Chongqing University, China), Yuxin Xia (Chongqing University, China), Jiaxing Shang (Chongqing University, China), Jiang Zhong (Chongqing University, China), Peng Ouyang (TsingMicro Co. Ltd., China), and Shouyi Yin (Tsinghua University, China)	6
Revet: A Language and Compiler for Dataflow Threads	1
An Optimizing Framework on MLIR for Efficient FPGA-Based Accelerator Generation	5
GNN, Session 1/C	
Celeritas: Out-of-Core Based Unsupervised Graph Neural Network via Cross-Layer Computing 2024	1
PruneGNN: Algorithm-Architecture Pruning Framework for Graph Neural Network Acceleration 108	
Deniz Gurevin (University of Connecticut, USA), Mohsin Shan (University of Connecticut, USA), Shaoyi Huang (University of Connecticut, USA), MD Amit Hasan (University of Connecticut, USA), Caiwen Ding (University of Connecticut, USA), and Omer Khan (University of Connecticut, USA)	
MEGA: A Memory-Efficient GNN Accelerator Exploiting Degree-Aware Mixed-Precision  Quantization	4

Accelerators & Memory Systems, Session 2/A
Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
Gemini: Mapping and Architecture Co-Exploration for Large-Scale DNN Chiplet Accelerators 150  Jingwei Cai (Tsinghua University), Zuotong Wu (Xi'an Jiaotong  University; Institute for Interdisciplinary Information Core  Technology), Sen Peng (Xi'an Jiaotong University; Institute for  Interdisciplinary Information Core Technology), Yuchen Wei (Tsinghua  University), Zhanhong Tan (Tsinghua University), Guiming Shi  (Tsinghua University), Mingyu Gao (Tsinghua University; Shanghai AI  Laboratory), and Kaisheng Ma (Tsinghua University)
STELLAR: Energy-Efficient and Low-Latency SNN Algorithm and Hardware Co-Design with Spatiotemporal Computation
MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing
Security, Session 2/B
Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata Management20 Seonjin Na (Georgia Institute of Technology), Jungwoo Kim (KAIST), Sunho Lee (KAIST), and Jaehyuk Huh (KAIST)
Data Enclave: A Data-Centric Trusted Execution Environment
Salus: Efficient Security Support for CXL-Expanded GPU Memory

Morphling: A Throughput-Maximized TFHE-Based Accelerator using Transform-Domain Reuse 249 Prasetiyo Prasetiyo (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), Adiwena Putra (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea), and Joo-Young Kim (Korea Advanced Institute of Science and Technology (KAIST), Republic of Korea)
Near Memory Processing, Session 2/C
Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and
Analysis
Ismail Emir Yuksel (ETH Zurich), Yahya Can Tugrul (ETH Zurich),
Ataberk Olgun (ETH Zurich), F. Nisa Bostanci (ETH Zurich), A. Giray Yaglikci (ETH Zurich), Geraldo F. Oliveira (ETH Zurich), Haocong Luo
(ETH Zurich), Juan Gómez-Luna (ETH Zurich), Mohammad Sadrosadati (ETH
Zurich), and Onur Mutlu (ETH Zurich)
StreamPIM: Streaming Matrix Computation in Racetrack Memory
Yuda An (Peking University, China), Yunxiao Tang (Peking University,
China), Shushu Yi (Peking University, China), Li Peng (Peking
University, China), Xiurui Pan (Peking University, China), Guangyu Sun
(Peking University, China; Beijing Advanced Innovation Center for
Integrated Circuits, China), Zhaochu Luo (Peking University, China),
Qiao Li (Xiamen University, China), and Jie Zhang (Peking University, China)
SmartDIMM: In-Memory Acceleration of Upper Layer Protocols
Kansas), Mohammad Nouri (University of Kansas), and Mohammad Alian
(University of Kansas)
Computational SSD, Session 3/A
Computational 35D, Session 3/A
BeaconGNN: Large-Scale GNN Acceleration with Out-of-Order Streaming In-Storage Computing .330 Yuyue Wang (UCLA), Xiurui Pan (Peking University), Yuda An (Peking University), Jie Zhang (Peking University), and Glenn Reinman (UCLA)
Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real
System
Hongsun Jang (Seoul National University, Rebulic of Korea), Jaeyong
Song (Seoul National University, Rebulic of Korea), Jaewon Jung (Seoul
National University, Rebulic of Korea), Jaeyoung Park (University of
Texas at Austin, United States of America), Youngsok Kim (Yonsei
University, Rebulic of Korea), and Jinho Lee (Seoul National
University, Rebulic of Korea)

FlashGNN: An In-SSD Accelerator for GNN Training  Fuping Niu (Huazhong University of Science and Technology, China),  Jianhui Yue (Michigan Technological University, USA), Jiangqiu Shen  (Michigan Technological University, USA), Xiaofei Liao (Huazhong  University of Science and Technology, China), and Hai Jin (Huazhong  University of Science and Technology, China)	361
DockerSSD: Containerized In-Storage Processing and Hardware Acceleration for Computational SSDs	379
Side-Channel & Microarchitecture, Session 3/B	
PrefetchX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks Yun Chen (National University of Singapore, Singapore), Ali Hajiabadi (National University of Singapore, Singapore), Lingfeng Pei (National University of Singapore, Singapore), and Trevor E. Carlson (National University of Singapore, Singapore)	395
Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities  Quancheng Wang (Wuhan University, China), Ming Tang (Wuhan University, China), Ke Xu (Wuhan University, China), and Han Wang (Wuhan University, China)	409
SegScope: Probing Fine-Grained Interrupts via Architectural Footprints  Xin Zhang (Peking University, China), Zhi Zhang (The University of  Western Australia, Australia), Qingni Shen (Peking University, China),  Wenhao Wang (Institute of Information Engineering, China), Yansong Gao  (Data61, Australia), Zhuoxi Yang (Peking University, China), and  Jiliang Zhang (Hunan University, China)	424
Differential-Matching Prefetcher for Indirect Memory Access  Gelin Fu (Xi'an Jiaotong University), Tian Xia (Xi'an Jiaotong  University), Zhongpei Luo (Xi'an Jiaotong University), Ruiyang Chen (Xi'an Jiaotong University), Wenzhe Zhao (Xi'an Jiaotong University),  and Pengju Ren (Xi'an Jiaotong University)	439
Accelerator (non-DNN), Session 3/C	
SPADE: Sparse Pillar-Based 3D Object Detection Accelerator for Autonomous Driving Minjae Lee (Hanyang University), Seongmin Park (Hanyang University), Hyungmin Kim (Hanyang University), Minyong Yoon (Hanyang University), Janghwan Lee (Hanyang University), Junwon Choi (Hanyang University), Nam Sung Kim (University of Illinois at Urbana-Champaign), Mingu Kang (University of California San Diego), and Jungwook Choi (Hanyang University)	454
Rapper: A Parameter-Aware Repair-in-Memory Accelerator for Blockchain Storage Platform  Chenlin Ma (Shenzhen University, China), Yingping Wang (Shenzhen University, China), Fuwen Chen (Shenzhen University, China), Jing Liao (Shenzhen University, China), Yi Wang (Shenzhen University, China), and Rui Mao (Shenzhen University, China)	468

MOPED: Efficient Motion Planning Engine with Flexible Dimension Support	3
TALCO: Tiling Genome Sequence Alignment using Convergence of Traceback Pointers	8
Microarchitecture, Session 5/A	
Effective Context-Sensitive Memory Dependence Prediction 51 Sebastian S. Kim (University of Murcia, Spain) and Alberto Ros (University of Murcia, Spain)	.5
A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering 52 Alexandre Valentin Jamet (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center), Georgios Vavouliotis (Huawei Zurich Research Center), Daniel A. Jiménez (Texas A&M University), Lluc Alvarez (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center), and Marc Casas (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center)	.8
gem5-MARVEL: Microarchitecture-Level Resilience Analysis of Heterogeneous SoC Architectures	:3
Rowhammer, Session 5/B	
Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions	50
START: Scalable Tracking for Any Rowhammer Threshold	8
CoMeT: Count-Min-Sketch-Based Row Tracking to Mitigate RowHammer at Low Cost	3

Best of CAL, Session 5/C
A Quantum Computer Trusted Execution Environment 613  Unleashing the Potential of PIM: Accelerating Large Batched Inference of Transformer-Based Generative Models 614  Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications 615
SSD, Session 6/A
LearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs 616 Shengzhe Wang (Xiamen University, China), Zihang Lin (Xiamen University, China), Suzhen Wu (Xiamen University, China), Hong Jiang (University of Texas at Arlington, USA), Jie Zhang (Peking University, China), and Bo Mao (Xiamen University, China)
Are Superpages Super-Fast? Distilling Flash Blocks to Unify Flash Pages of a Superpage in an SSD
RiF: Improving Read Performance of Modern SSDs Using an On-Die Early-Retry Engine
Midas Touch: Invalid-Data Assisted Reliability and Performance Boost for 3D High-Density  Flash
Emerging Technology, Session 6/B
ECO-CHIP: Estimation of Carbon Footprint of Chiplet-Based Architectures for Sustainable VLSI 671 Chetan Choppali Sudarshan (Arizona State University, USA), Nikhil Matkar (Arizona State University, USA), Sarma Vrudhula (Arizona State University, USA), Sachin S. Sapatnekar (University of Minnesota, USA), and Vidya A. Chhabria (Arizona State University, USA)

Transformer Accelerator
MIRAGE: Quantum Circuit Decomposition and Routing Collaborative Design using Mirror Gates 704 Evan McKinney (University of Pittsburgh), Michael Hatridge (University of Pittsburgh), and Alex K. Jones (University of Pittsburgh)
SACHI: A Stationarity-Aware, All-Digital, Near-Memory, Ising Architecture
Accelerator, Session 6/C
•
BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration
BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration
BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration

### Distributed DNN & Training, 7/A

Enabling Large Dynamic Neural Network Training with Learning-Based Memory Management 788 Jie Ren (William & Mary), Dong Xu (University of California, Merced), Shuangyan Yang (University of California, Merced), Jiacheng Zhao (University of Chinese Academy of Sciences), Zhicheng Li (University of Chinese Academy of Sciences), Christian Navasca (University of California, Los Angeles), Chenxi Wang (Chinese Academy of Sciences), Harry Xu (University of California, Los Angeles), and Dong Li (University of California, Merced)
Tessel: Boosting Distributed Execution of Large DNN Models via Flexible Schedule Search
SpecFL: An Efficient Speculative Federated Learning System for Tree-Based Model Training
Enhancing Collective Communication in MCM Accelerators for Deep Learning Training
IoT/Edge, Session 7/B
TinyTS: Memory-Efficient TinyML Model Compiler Framework on Microcontrollers
CAMEL: Co-Designing AI Models and eDRAMs for Efficient On-Device Learning

FlipBit: Approximate Flash Memory for IoT Devices	6
Usás: A Sustainable Continuous-Learning Framework for Edge Servers	1
Datacenter & Networks, Session 7/C	
Cepheus: Accelerating Datacenter Applications with High-Performance RoCE-Capable Multicast 90 Wenxue Li (Hong Kong University of Science and Technology), Junyi Zhang (Huawei and University of Science and Technology of China), Yufei Liu (Huawei), Gaoxiong Zeng (Huawei), Zilong Wang (Hong Kong University of Science and Technology), Chaoliang Zeng (Hong Kong University of Science and Technology), Pengpeng Zhou (Huawei), Qiaoling Wang (Huawei), and Kai Chen (Hong Kong University of Science and Technology and University of Science and Technology of China)	8
LibPreemptible: Enabling Fast, Adaptive, and Hardware-Assisted User-Space Scheduling	2
MINOS: Distributed Consistency and Persistency Protocol Implementation & Offloading to SmartNICs	7
Ursa: Lightweight Resource Management for Cloud-Native Microservices	4

### Industrial Track, Session 9

Sang-Soo Park (Samsung Electronics, South Korea), KyungSoo Kim (Samsung Electronics, South Korea), Jinin So (Samsung Electronics, South Korea), Jin Jung (Samsung Electronics, South Korea), Jonggeon Lee (Samsung Electronics, South Korea), Kyoungwan Woo (Samsung Electronics, South Korea), Nayeon Kim (Samsung Electronics, South Korea), Younghyun Lee (Samsung Electronics, South Korea), Younghyun Lee (Samsung Electronics, South Korea), Hyungyo Kim (Samsung Electronics, South Korea), Jinhyun Kim (Samsung Electronics, South Korea), Jieun Lee (Samsung Electronics, South Korea), YeonGon Cho (Samsung Electronics, South Korea), Yongmin Tai (Samsung Electronics, South Korea), Jeonghyeon Cho (Samsung Electronics, South Korea), Jeonghyeon Cho (Samsung Electronics, South Korea), Hoyoung Song (Samsung Electronics, South Korea), Jung Ho Ahn (Seoul National University, South Korea), and Nam Sung Kim (University of Illinois Urbana-Champaign, USA)	770
LightPool: A NVMe-oF-Based High-Performance and Lightweight Storage Pool Architecture for Cloud-Native Distributed Database	983
Enterprise-Class Cache Compression Design	96
Accelerator, Session 10/A	
HotTiles: Accelerating SpMM with Heterogeneous Accelerator Architectures	12
SPARK: Scalable and Precision-Aware Acceleration of Neural Networks via Efficient Encoding 10 Fangxin Liu (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Ning Yang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Haomin Li (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Zongwu Wang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute), Zhuoran Song (Shanghai Jiao Tong University), Songwen Pei (University of Shanghai for Science and Technology), and Li Jiang (Shanghai Jiao Tong University; Shanghai Qi Zhi Institute)	29

Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators
RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling 1063
Sudhanshu Gupta (University of Rochester, USA) and Sandhya Dwarkadas (University of Virginia, USA)
GPU, Session 10/B
GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement
WASP: Exploiting GPU Pipeline Parallelism with Hardware-Accelerated Automatic Warp  Specialization
Neal C. Crago (NVIDIA Corporation), Sana Damani (NVIDIA Corporation), Karthikeyan Sankaralingam (NVIDIA Corporation), and Stephen W. Keckler (NVIDIA Corporation)
Guser: A GPGPU Power Stressmark Generator
GPU Scale-Model Simulation
Cache & Memory System, Session 10/C
Agile-DRAM: Agile Trade-Offs in Memory Capacity, Latency, and Energy for Data Centers 1141 Jaeyoon Lee (Sungkyunkwan University, Republic of Korea), Wonyeong Jung (Sungkyunkwan University, Republic of Korea), Dongwhee Kim (Sungkyunkwan University, Republic of Korea), Daero Kim (Samsung Electronics), Junseung Lee (Sungkyunkwan University, Republic of Korea), and Jungrae Kim (Sungkyunkwan University, Republic of Korea)

CHROME: Concurrency-Aware Holistic Cache Management Framework with Online Reinforcemen	
Learning	.54
Prosper: Program Stack Persistence in Hybrid Memory Systems	.68
Mitigating Write Disturbance in Non-Volatile Memory via Coupling Machine Learning with Out-of-Place Updates	84

#### **Author Index**