

DVCon Europe 2023

Munich, Germany
14-15 November 2023

ISBN: 978-1-7138-9282-3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2023) by VDE VERLAG GMBH
All rights reserved.

Printed with permission by Curran Associates, Inc. (2025)

For permission requests, please contact VDE VERLAG GMBH
at the address below.

VDE VERLAG GMBH
Bismarckstr. 33
P.O.B. 12 01 43
10625 Berlin, Germany

Phone: +49 30 34 80 01 - 0
Fax: +49 30 34 80 01 - 9088

kundenservice@vde-verlag.de

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Analog/Mixed Signal Systems

- 1 **Variation-Aware Performance Verification of Analog Mixed-Signal Systems..... 7**
Carna Zivkovic, Jan Rödel, Neha Chavan, Frank Rethmeier (NXP Semiconductors, Germany);
Christoph Grimm (University of Kaiserslautern, Germany)
- 2 **Clock Tree Design Considerations in The Presence of Asymmetric Transistor Aging 14**
Freddy Gabbay (Ruppin Academic Center, Israel); Firas Ramadan, Majd Ganaïem (Israel Institute
of Technology, Israel)
- 3 **On the Performance Differences of SystemC and SystemC AMS: A Guideline for Real
Number Modeling and Beyond 21**
Alexandra Küster, Rainer Dorsch (Bosch Sensortec GmbH); Christian Haubelt (University of
Rostock, Germany)
- 4 **A Tool for Investigating Cyber-Physical Systems via SystemC AMS Virtual Prototypes
Derived from SysML Models 27**
Daniela Genius (Sorbonne Université, France); Ludovic Apvrille (LTCI, Télécom Paris, France)

Multi-Processor and Distributed Architectures

- 5 **DSA Monitoring Framework for HW/SW Partitioning of Application Kernels leveraging VPs.. 34**
Christoph Hazott, Daniel Große (Johannes Kepler University Linz, Austria)
- 6 **Co-Design of Automotive Boardnet Topology and Architecture 42**
Sebastian Post, Christoph Grimm (University of Kaiserslautern-Landau, Germany)
- 7 **MapGL: Interactive Application Mapping and Profiling on a Grid of Processing Cells..... 50**
Claudio Raccomandato (Politecnico di Torino, Italy); Emad M. Arasteh, Rainer Dömer (University
of California, Irvine, USA)

Evaluation and Verification

- 8 **Evaluation of the RISC-V Floating Point Extensions..... 57**
Niko Zurstraßen, Lennart M. Reimann, Nils Bosbach, Rainer Leupers (RWTH Aachen University,
Germany); Lukas Jünger (MachineWare GmbH, Germany)
- 9 **Control Flow Analysis for Bottom-up Portable Models Creation..... 65**
Petr Bardonek, Marcela Zachariášová (Brno University of Technology, Czech Republic)

10	A Compositional Simulation Framework for Testing Adversarial Robustness of Deep Neural Networks	71
	Youssef Maher Nader, Mostafa Lotfy Hatab, Mazen Mostafa Ghaleb, Safia Medhat Bakr (Ain Shams University, Egypt); Tasneem A. Awaad (Ain Shams University, Egypt & Siemens EDA, Egypt); Ahmed AlGanzouri, Mohamed Abdelsalam (Siemens EDA, Egypt); M. Watheq El-Kharashi (Ain Shams University, Egypt & University of Victoria, Canada)	
11	MetaPSS: An Automation Framework for Generation of Portable Stimulus Model	79
	Jaimini Nagar Sebastian Simon (Infineon Technologies GmbH & Co. KG, Germany); Thorsten Dworzak, Djones Lettnin (Infineon Technologies AG, Germany); Ulrich Heinkel (Technical University of Chemnitz, Germany)	
12	Large-scale Gatelevel Optimization Leveraging Property Checking	86
	Lucas Klemmer, Dominik Bonora, Daniel Große (Johannes Kepler University Linz, Austria)	