

2023 IEEE 25th Electronics Packaging Technology Conference (EPTC 2023)

**Singapore
5-8 December 2023**

Pages 1-563



**IEEE Catalog Number: CFP23453-POD
ISBN: 979-8-3503-2958-2**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23453-POD
ISBN (Print-On-Demand):	979-8-3503-2958-2
ISBN (Online):	979-8-3503-2957-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A Novel Packaging Solution for Photonic Engine Application	1
<i>Xu Feng, Li Zhenyu, Wen Lee</i>	
Design and Fabrication of a Test Board Assembly for a Silicon Photonics LIDAR Device	5
<i>Antonio Fincato, Daniele Caltabiano, Filippo Carastro, Luca Maggi, Mark Shaw, Paolo Diotti, Aina Serrano Rodrigo, Davide Rotta, Marco Chiesa, Linda Gianini, Matteo Galli, Daniele Bajoni</i>	
The Laser Cavity Electric Connection Line with SnAg Solder for Laser Flip Chip Bonding.....	12
<i>Ting Ta Chi, Zhenyu Li, Haitao Yu, Jae Ok Yoo, Arvind Sundaram, Xu Feng, Chong Ser Choong, Wen Lee</i>	
Physical Verification for 3D Heterogeneous Integrated Electronic Photonic Integration Designs Using Equation-Based Methods for Non-Manhattan Structures	16
<i>Raju Mani, Sajay Bhuvanendran Nair Gourikutty, Rahul Dutta, Jason Liow</i>	
Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic-Photonic Integration	20
<i>Lai Yee Chia, Sajay Bhuvanendran Nair Gourikutty, Soon Wee Ho</i>	
Assembly Process Characterization of 3D Stacking of Heterogeneous Chiplets	24
<i>Sharon Pei Siang Lim, Boon Long Lau, Tai Chong Chai, Yong Liang Ye</i>	
Development of Large RDL Interposer Package Using RDL-First FOWLP Process	29
<i>Soon Wee Ho, Siew Boon Soh, Boon Long Lau, Hsiao Hsiang-Yao, Vempati Srinivasa Rao</i>	
Development of Underground Structure Cover with Slit for Radio Wave Transmission	35
<i>Yuantong Yi, Eiichi Tateishi, Takaya Kumagae, Nobuhiro Kai, Tatsuya Yamaguchi, Haruichi Kanaya</i>	
Influence of Parasitic Power Loop Inductance on Switch Performance in GaN HEMT	39
<i>Ping Wu, Chuangwei Ma, You Qiu, Xin Qian, Liancheng Wang, Wenhui Zhu</i>	
Method of Triple Thin Film RDL Layers on 2.2D Substrate.....	47
<i>Er-Hao Chen, Dyi-Chung Hu, Jeffrey Changbing Lee</i>	
2-D Modelling of Fan-Out Panel Level Package and Its Warpage Suppression Solution	53
<i>Shivendra Pratap Singh, Padmanabh Pundrikaksha Pantham, Cheng-Yao Lo</i>	
Study on Board-Level Reliability of Passive Components on Ultra-High Density PCB Assemblies	57
<i>Xiang Lv, Hongbin Shi, Mengyuan Li, Qipu Jia, Chao Yang</i>	
Antenna-In-Package Electrical Research for Beyond 5G Application	63
<i>Chia-Chu Lai, Sam Lin, Teny Shih, Andrew Kang, Yu-Po Wang</i>	
Characterization of FOWLP Antenna in Packages	67
<i>Sun Mei, Lim Teck Guan, Zhou Lin</i>	
E-Band LTCC Phased Array AiP for Automotive Applications	71
<i>Ahmed Shehata Abdellatif, Wenyao Zhai, Harri Krishna Pothula, David Wessel, Guangjian Wang, Guolong Huang, Songlin Shuai</i>	

Design of 1THz Band 4array On-Chip One-Sided Directional Antenna.....	75
<i>Ryeong Kim, Ryo Takigawa, Haruichi Kanaya</i>	
Design of 900 MHz Band Metal-Available Compact Dipole Antenna.....	80
<i>Kenji Ito, Haruichi Kanaya</i>	
Design of 900 MHz-Band One-Sided Directional Slot Antenna by Bayesian Optimization.....	85
<i>Mao Shinchi, Kumar Goodwill, Haruichi Kanaya</i>	
Design of Dual-Band One-Sided Directional Antenna for 5G Communication.....	90
<i>Yixuan Shu, Goodwill Kumar, Haruichi Kanaya</i>	
Development of Chip to Wafer Assembly with CuSnAg Microbump on Solder on Pad Interposer Using Thermocompression and Solder Reflow	94
<i>Jason Au Keng Yuen, Ser Choong Chong, Ismael Cereno Daniel</i>	
Development of Wireless Energy Harvesting Circuit and Driving Experiment of Bluetooth System.....	100
<i>Ryoma Hosaka, Shota Torigoe, Nobuya Tagawa, Haruichi Kanaya</i>	
EM and System-Level Modelling of Phased Antenna Arrays for D-Band Antenna-In-Package and Antenna-On-Package Implementation at 150 GHz	104
<i>Tengiz Svimonishvili, Mihai D. Rotaru</i>	
77GHz Wide-Scan and High-Gain Three-Port Grid Array Antenna (GAA) Based on PCB	112
<i>Zhao Wei, Sun Mei, Guo Yongxin</i>	
Process and Integration Challenges for Via Last TSV (from Top) on Functional LNA SOI Wafers for 3D Heterogeneous Chiplet Integration	116
<i>Xiangyu Wang, Mihai Dragos Rotaru, Yu Haitao, Mingching Jonq, Chai Tai Chong, King- Jien Chui</i>	
Simulation Modeling of 600mm X600mm Fan-Out Panel Level for Warpage Behavior Based on Chip First.....	120
<i>Kuo-Ching Cheng, Bo-Heng Chen, Cong-Wei Chen, Ya-Fang Chan, Burnet Wang, Jeffrey Yang, Jen-Kuang Fang</i>	
Through Mold Vertical Interconnect Formation in FOWLP Using Conductive Paste	125
<i>Serine Soh Siew Boon, Soon Wee David Ho, Norhanani Jaafar</i>	
Comparative Analysis of Laser Parameters Effect on Laser Splash Performance During Wafer Stealth Dicing.....	129
<i>Nathaniel Simon George, Ankur Harish Shah, Rommel Tanola, Jane Lu, Chris Sim, Harry Singh</i>	
Cu and Barrier CMP Process Development with Fine 1µm Cu Bond Pad and 2.5 µm Pitch for Wafer-To-Wafer Hybrid Bonding	135
<i>Sangita Chaki Roy, Chen Gim Guan, Nandini Venkataraman, Wen Lee, Navab Singh</i>	
Effect of Scribe Line Metal Layout on Wafer Saw Top Edge Chipping for Silicon Power Devices	139
<i>Ronald Barbosa, Ton Pinili, Leo Estremera, Guy Brizar, Kirk Rolofson, Will Barth, John McGlone, Sallie Hose, Jeff Gambino</i>	
Integration of Plasma Dicing in the Collective Die to Wafer Hybrid Bonding Process	144
<i>Samuel Suhard, Koen Kennes, Pieter Bex, Violeta Georgieva, Filip Schleicher, Edward Walsby, Richard Barnett, Anne Jourdain, Gerald Beyer, Eric Beyne</i>	

Investigating Mechanical Force During Pick and Place Towards Crack Package Performance in Small Outline Packages	150
<i>Mohd Rozaini Mohd Zali, Kow Siew Ting, Yit Seng Ong, Mohd Hadi Mohd Amin</i>	
Mold Bleed Effacing on Leaded Package with Intentional Coining Concept in Transfer Molding Process Applications.....	154
<i>Asyraq Hazizan, Chee Aung Koo, Fakhrul Izzat Jamal</i>	
Opto-Mechanical System Design for Characterizing Multiple Channel Free Space Optical Interconnect Components	160
<i>Penumaka Shushil Kumar, Mattur Chandramohan Raghuvveer, Pamidigantam Ramana, Rohin Kumar Yeluripati</i>	
Overcoming Assembly Process Challenges in Glass Interposer: Development of Jigs and Fixtures	165
<i>Mohammed Ubed, Pamidigantam Ramana, Anusha Veerandi, Rohin Kumar Yeluripati, Venugopal G</i>	
Package Design Characterization Influencing Substrate Metal Crack in BGA Package	169
<i>Lim Jasmine, Tran Tu-Anh, S. Sandeep, Wenshi Koh</i>	
Paddle Tilt Towards Paddle Flash Performance on Small Outline Package	177
<i>Kow Siew Ting, Ting Jia Yunn, Khairul Ikhsan Yahaya, Ooi Choo Tian</i>	
Delamination Improvement for High Voltage Power Devices	181
<i>Ting Wei Chang, Jia Yunn Ting, Chan Leong Wong, Hamza Patel</i>	
UPoP- Innovative Solution for Mobile Memory Package	185
<i>Brian Li, Isaac Sun, Stephen Shi, James Zhu, Tao Pan, Changhao Quan, Charles Charles</i>	
The Study of Process Enhancements to Improve Flash Removal Performance for Power Packages.....	189
<i>Wai Wai Lee, Hazrul Alang Abd Hamid, Jia Yunn Ting</i>	
Warpage Behaviour of Different Fan-Out Chip-First Wafers	192
<i>Debbie Claire Sanchez, Ashish Sutariya, Bhaumi Panchal, Ronny Wagner, Wenxuan Song</i>	
Exploring Bond Strength for Advanced Chiplet with Hybrid Bonding	199
<i>Junya Fuse, Tomoya Iwata, Yuki Yoshihara, Marie Sano, Fumihiko Inoue</i>	
High-Speed Optical Detection of Chipping Defects in a Die Bonder	204
<i>Norbert Ackerl, Andreas Wiedmer, Guodong Zeng, Famaz Forooghifar</i>	
Plasma Modeling Framework on Dielectric Surfaces in Hybrid Bonding Technology	211
<i>Sefa Dag, Liu Jiang, Raymond Hung, Prayudi Lianto, Jinho An, Gilbert See, El Mehdi Bazizi</i>	
Polymer Dielectric Materials Evaluation for Hybrid Bonding Applications	216
<i>Vasarla Nagendra Sekhar, Takenori Fujiwara, Hitoshi Araki, Yu Shoji, Masaya Jukei, Kota Nomura, Mishra Dileep Kumar, Chong Ser Choong, Vempati Srinivasa Rao</i>	
Effect of Reflow on Solder Joint in Low Temperature SnBi Solder Paste	221
<i>Kenny Chiong, Sylvia Sutiono, B. Senthil Kumar, Lo Miew Wan, Sarangapani Murali, Zhang Hanwen, Kang Sung Sig</i>	
Investigation of SnAg Superconductivity as Solder Material for Cryogenic Packaging.....	227
<i>Yong Chyn Ng, Hongyu Li, Norhanani Binte Jaafar, Rainer Cheow Siong Lee, Ding Huang, Chit Siong Lau, Kuan Eng Johnson Goh, King-Jien Chui</i>	

Low-Temperature Solder for Low-Carbon Emitting Process	231
<i>Yi-Wun Wang, Hua-Tui Liang, Tzu-Ting Tseng, Guo-Wei Wu</i>	
Double-Side Liquid Cooling Development for 6-In-1 SiC Power Module	235
<i>Yong Han, Gongyue Tang</i>	
Excellent Reliability Organic Thermal Interface Materials for SiC Power Module	240
<i>Akira Shimada, Yohei Sakabe, Takenori Fujiwara</i>	
Transient Thermal Characterization and Analysis for Next Generation SiC Power Module.....	244
<i>Gongyue Tang, Yong Liang Ye, Leong Ching Wai, Yong Han</i>	
Flexible Integrated Circuits Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors.....	249
<i>Masahide Goto, Shigeyuki Imura, Hiroto Sato</i>	
Process Development and Integration on Si Substrate for Ion Trap-Based Quantum Processors	253
<i>H. Y. Li, Clarence Liu Huihong, Norhanani Jaafar, Morteza Ahmadi, Mishra Dileep Kumar, Goh Chun Kiat Simonl, Zhou Yanyan, Manas Mukherjee, Chui King Jien</i>	
Stretchability of Electronic Components Assembled on Fabric for Wearable Electronics Applications.....	257
<i>Budiman Salam, Rachel Lee Siew Tan</i>	
Vertical Hexagonal Arrangement Structure - VHAS	261
<i>Akanksha Sahoo</i>	
Analysis of the Influences of PCB Process Tolerances and Assembly Tolerances on 60 GHz Radar Sensor for Radar Toolkit.....	266
<i>Christian Tschoban, Harald Pötter, Lukas Becker, Paul Perlwitz, Carsten Brockmann, Mike Groß, Ivan Ndip, Martin Schneider-Ramelow</i>	
Design of Four-Way Multiplexer with Integrated Lumped Elements for Qubit Characterization.....	273
<i>Shanmugam Bhaskar Vignesh, Mihai Dragos Rotaru</i>	
Optimizing Package Power Integrity: A Comparative Study of Multiple Techniques and Approaches.....	278
<i>Ahmad Afiq Ibeni, Yee Wei Tan, Anis Shazlin Shahmeer, Wai Ling Lee</i>	
Parasitic Surface Conduction Effect of TSV on Interconnection Performance in RF SOI for 2.5D Integration	286
<i>Zhou Lin, Lim Teck Guan, Wu Jiaqi, Xu Feng, Jong Ming Ching, Ng Yong Chyn</i>	
Redistribution Layer Routing Optimization Using the Variation of Trace Thickness and Length to Equalize Trace Parasitics	291
<i>Mark Shaw, Vladimir Papic</i>	
Signal and Power Integrity Performance of CoWoS-R in Chiplet Integration Applications	296
<i>Chuei-Tang Wang, Shu-An Shang, Yu-Ming Hsiao, Kathy Yan, Shin-Puu Jeng, Kam Heng Lee, Jun He</i>	
Silicon Measurement, Debug & Root Cause Analysis for Crystal Oscillator Jitter Degradation	302
<i>Rishi Bhooshan, Swapnil Tiwari</i>	
Time Interval Error (TIE)-Based SI Design and Characterization of DDR5 Data Strobe Signaling.....	303
<i>Shinyoung Park, Vinod Arjun Huddar</i>	

A Board Level Vibration Test Method for Electronic Industry Application	307
<i>Dongji Xie, Jeffrey Lee, Valeriy Khaldarov, Andy Zhang, Xue S H I, Romuald Roucoun X P, Sushil Doranga, Brian Kelly</i>	
Failure of Ball Grid Array During Electromigration and the Simulation of Dynamic Void Formation.....	316
<i>Yifan Yao, Yuxuan An, King-Ning Tu, Yingxia Liu</i>	
Detection of Bonding Voids in Multi-Tier Stacks with Scanning Acoustic Microscope	320
<i>Cong Chen, John Slabbekoorn, Janusz Bogdanowicz, Alain Moussa, Boyao Zhang, Filip Schleicher, Peter Hoffrogge, Ingo Wiesler, Wassim Khaldi, Alain Phommahaxay, Christophe Beral, Gerald Beyer, Eric Beyne, Anne-Laure Charley, Philippe Leray</i>	
Failure Mode Evaluation of QFP Package Interconnect Structure Under Random Vibrations	333
<i>Nozomi Shimamura, Qiang Yu</i>	
Flip Chip CSP Package Integrity and Reliability Evaluation	340
<i>J. M Liu, J. Z Yao, Peter Wei, Ruby Jiang, Xingshou Pang, Sean Xu, Leo Li</i>	
Lock-In Thermography Judgment for Short/Leakage/High Resistance Defects in Advanced Fan-Out Packages	346
<i>Yu-Ting Lin, Cheng-Hsin Liu, Yi-Sheng Lin, Yu-Hsiang Hsiao</i>	
A New Evaluation Method of Bonding Strength Using Atomic Force Microscopy.....	350
<i>Donggap Shin, Bumki Moon, Yongin Lee, Seung Ho Hahn, Wooyoung Kim, Siwoong Woo, Byungjoon Lee, Minwoo Rhee</i>	
Evaluation of Low Temperature Inorganic Dielectric Materials for Hybrid Bonding Applications.....	354
<i>Mishra Dileep Kumar, Vasarla Nagendra Sekhar, Chong Ser Choong, B. S. S. Chandra Rao, King-Jien Chui, Vempati Srinivasa Rao</i>	
Finite Element Simulation of Cu-SiO ₂ Direct Hybrid Bonding: Impact of Via on Bonding Integration	359
<i>Guoqiang Zhao, Wenzhi Wang, Huimin Zhang, Nan Zhang, Xiaofeng Zhou, Yi Zhao</i>	
Grain Boundary Analysis of Cu-Cu Hybrid Bonding Using ACOM-TEM.....	365
<i>Ryosuke Fujimoto, Mitsunobu Yasuda, Nobuaki Tarumi, Yuko Shinozaki, Naohiko Kawasaki, Yuji Otsuka</i>	
Improvement in Wafer-To-Wafer Hybrid Bonding Using Optimized Chemical Mechanical Planarization Process for Cu Dishing	373
<i>Gaurav Khurana, Iuliana Panchenko</i>	
Laser Assisted Bonding (LAB) Mechanism Study on the Effect of Flux Dipping, Stage Block Vacuum Force and Chip Attach Misalignment.....	381
<i>Gahyeon Kim, Minho Gim, Seokho Na, Woojun Kim, Johyun Bae, Dongsu Ryu, Dongjoo Park, Kyungrok Park</i>	
Low Melting Point SnBiIn-Based Micro-Nanoparticles for High-Density Microbump Bonding Technology	387
<i>Xingchao Mao, Yulong Chen, King-Ning Tu, Yingxia Liu</i>	
Polymer Based Dual Damascene Process for Fine Pitch RDL Advanced Packaging.....	391
<i>Hsiao Hsiang-Yao, Ryan Ley, Peng Suo, Andy Yong Chang Bum, Roger Quon</i>	

RC Delay Mitigation for Sub 700 nm Hybrid Bonding Pitch	396
<i>Sandrine Lhostis, Bassel Ayoub, H��l��ne Fr��mont, St��phane Moreau, Sebastien Mermoz, Emilie Deloffre, Emeline Souchier, Maria Gabriela Gusm��o Cacho, Ece Aybeke, Patrick Lamontagne, Christelle Rey, Arnaud Tournier</i>	
Room Temperature Plasma-Enhanced Niobium-Niobium Wafer Bonding for 3D Integration of Superconducting Interconnects for Quantum Processing	404
<i>Simon Chun Kiat Goh, Cheemalamarri Hemanth Kumar, Liangxing Hu, Woon Shervonne, Norhanani Jaafar, Yap Lee Khoon Sherry, Ding Huang, Chit Siong Lau, Senthil Kumar Karuppannan, Hongyu Li, Chuan Seng Tan, King-Jien Chui</i>	
Alignment Vision System for Hybrid Bonding	409
<i>Daisuke Nagatomo, Takamasa Sugiura, Masato Kajinami, Shinji Ueyama, Takahiro Tokumiya, Seungyeol Oh, Sungmin Ahn, Euisun Choi, Siwoong Woo, Hyunjin Lee, Byungjoon Lee, Minwoo Daniel Rhee</i>	
Edge Detection Algorithm for Blurred Alignment Marks in Hybrid Bonding	415
<i>Takamasa Sugiura, Daisuke Nagatomo, Masato Kajinami, Shinji Ueyama, Takahiro Tokumiya, Seungyeol Oh, Sungmin Ahn, Euisun Choi, Siwoong Woo, Hyunjin Lee, Byungjoon Lee, Minwoo Daniel Rhee</i>	
Optimization of the CMP Process for Direct Wafer-To-Wafer Oxide Bonding.....	421
<i>Hong-Miao Ji, Hemanth Kumar Cheemalamarri, Ting-Ta Chi, Hui-Ting Lim Serene, Wei-Jie Teo Dickson, Siang-Kiat Neo Alfred, Hong-Yu Li, Gim-Guan Chen Jon, Nandini Venkataraman, Wen Lee</i>	
Reliability Assessment of 2.5D Module Using Chip to Wafer Hybrid Bonding	425
<i>Ser Choong Chong, Jason Au Keng Yuen, Vasarla Nagendra Sekhar, Ismael Cereno Daniel, Mishra Dileep Kumar, Vempati Srinivasa Rao</i>	
Backside Metallization for Logic Applications	430
<i>Roland Rettenmeier, Patrick Carazzetti, Ewald Stolz, Ralph Zoberbier, Stanley Low, Suresh Kumar Singaram</i>	
Challenges of Scaling Down High-Power Performance Flip Chip Ball Grid Array (FCBGA) Package.....	435
<i>W H Chan, Nishant Lakhera, Trent Uehling, Logendran Bharatham, Sandeep Shantaram, Azham Mohd Sukemi</i>	
Thermo-Mechanical Performance of Large Body and Small Ball Pitch Flip Chip Packages Using Higher Layer Count Substrates with ENEPIG Solder Pad Finish	442
<i>Anandan Ramasamy, Shin Low, Ace Ng, Gerry Maloney, Alan Shao</i>	
A Conceptional Study Towards Developing a Novel Copper Top-Side Interconnection Process in Power Electronics Using Additive Manufacturing	447
<i>Manuela Ockel, Marcel Sippel, Christoph Hecht, Lucas Janisch, J��rg Franke</i>	
Development of Flip-Chip Packaging for Monolithic Microwave Integrated Circuit.....	455
<i>Leong Ching Wai, Teck Guan Lim, Ser Choong Chong, Lin Zhou</i>	
The Effect of Filler Mass Fraction on the Physical Properties of Conductive Silver Adhesives.....	459
<i>Ziniu Yu, Weishan Lv, Fulong Zhu</i>	
Eliminating Preferred Orientation and Refining Grain Size with Ni Doping in Cu/Sn-3.0Ag-0.5Cu/Cu TLP Bonding Under Isothermal Aging Treatment	464
<i>Zi-Xu Chen, Chen-Sung Chao, Jenq-Gong Duh</i>	

Advancing Fine Pitch (< 5µm) Interconnects Through Self-Aligned Die-To-Wafer Hybrid Bonding for Chiplet Integration	469
<i>Vikas Dubey, Dirk Wünsch, Knut Gottfried, Robert Kinner, Rajat Suroshe, Matthias Kuchler, Ronny Stephan, Sebastian Schermer, Christian Helke, Micha Hasse, Danny Reuter, Maik Weimer, Stefan Schulz</i>	
Laser Direct Structuring (LDS) for Enhanced QFN Package.....	474
<i>G. Catalano, L. Cecchetto, A. Sanna, E. Verardi, R. Villa, D. Vitello</i>	
Influence of Complexing Agents on Attaining Homogeneous Composition in SnAg Electroplating	480
<i>Yugeun Jo, Sung-Min Kim, Ki-Taik Lee, Sanghoon Jin, Woon Young Lee, Min Hyung Lee</i>	
Low Temperature Bonding of Cu/Sn58Bi/Cu with 5µm Microbump for High Temperature Applications.....	484
<i>Zih-You Wu, Po-Yu Chen, Jenq-Gong Duh</i>	
Microstructural and Mechanical Analysis of Cu/Sn/Cu Microbump by Doping Ni and Zn into Cu Substrate	488
<i>Pin-Wei Huang, Ta-Wei Lin, Jenq-Gong Duh</i>	
Study of Cu Pad Expansion with Surrounding Dielectrics for Hybrid Bonding	493
<i>Hemanth Kumar Cheemalamarri, Ji Lir, Wen Lee, Vempati Srinivasa Rao, Navab Singh</i>	
Thermally Annealed Tantalum-Filled Vertical Superconducting Interconnects for Scalable Quantum Computing Systems.....	498
<i>Harsh Mishra, Satish Bonam, Ullas Pandey, Shiv Govind Singh</i>	
Intra Die Super Power Pads Bonding for IR Voltage Drop Reduction in Automotive SoCs.....	504
<i>Ajay Kr. Sharma, Rishi Bhooshan, Anchal Kumari, Shreyans Jain</i>	
Pressure-Less Copper Sintering Paste for Die Attach Application	507
<i>Min Yao, Xuelian Han, Hongyun Li, Li Ma, Fen Chen, Dean Payne, Yan Liu</i>	
The Development of a Non-Conductive Die Attach Film for High-Reliability Applications.....	512
<i>Jie Bai, Phuong Do, Daniel Kwak, Yuyuan Chieng, Aya Hikita, Jie Wu, Howard Yun, Qizhuo Zhuo, Rajasekhar Peddi, Ramachandran K. Trichur</i>	
A Novel Approach to Enhance the High-Reliability of Solder Joints Through Pneumatic Reflow Technology for Kirkendall Void Reduction.....	518
<i>Huan-Ping Su, Ming Hua Hsu, Chih-Hsiung Chen, Auger Horng</i>	
Analysis on Bonding Wires of Au-Coated Ag Alloy for IBGA Automotive Application.....	524
<i>Jose Palagud, Ts Lim, S Jasmee, Ndi Masdzarif, Sw Wang, Ki Hoo, G Omar</i>	
Characterizing Sub-Micron 3D Defects from Intact Advanced Packages to Wafer Level Packaging Using a Suite of Novel 3D X-Ray Tools at Down to 0.3 µm Spatial Resolution	530
<i>S. H. Lau, Jeff Gelb, Sheraz Gul, Tianzu Qin, Sylvia Lewis, Wenbing Yun</i>	
Characterization and Analysis of High Efficiency Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages.....	536
<i>Vegneswary Ramalingam, Leonardo Samson Morales</i>	
Chemical Deburring as Process Solution for Eliminating Sn Metal Burrs of Wettable Flank QFN Devices	541
<i>Rohn Kenneth L. Serapio, Ernesto T. Antilano, Alyssa Grace S. Gablan, Jerry T. Diwata, Alvin S. Soreda</i>	

Development of Micron-Sized Ag-Si Composite Paste Die Attach Material for Highly Stable Microstructure During High Temperature Aging.....	548
<i>Chuantong Chen, Yang Liu, Wangyun Li, Minoru Ueshima, Koji Nakayama, Katsuaki Suganuma</i>	
Development of UV Curable Wafer Back Side Protection-Film - IR Shielding Type -	552
<i>Shigeyuki Yamashita, Rikiya Kobashi, Soki Sato</i>	
Dry Film Resist with Four Key Technologies to Achieve L/S=1/1 μ m Pattern.....	558
<i>Kei Togasaki, Natsuki Toda, Kensuke Yoshihara, Yosuke Kaguchi, Kanako Funai, Hitoshi Onozeki, Kenichi Iwashita</i>	
Effect of T _g and Modulus on the Underfill Reliability in Package	564
<i>Guolin Zhao, Haoliang Lin, Xiaohui Peng, Pengli Zhu, Wenhui Zhu</i>	
Feasibility and Optimisation of Cu-Sintering Under Nitrogen Atmosphere.....	569
<i>Jörg Meyer, Karl Felix Wendelin Gierth, Karsten Meier, Karlheinz Bock</i>	
GuardCoat™ Applications to Eliminate Dicing Edge Chip-Out	574
<i>Allison Gray, Franco Iglesias, John Moore</i>	
High Precision Wafer Thinning Using Ultra-Low-TTV Glass Carrier and Novel Temporary Bonding	580
<i>Jay Zhang</i>	
High Thermal EMC Solution Applied in Thin FCCSP.....	584
<i>Pin-Jing Su, Jerry Wang, Liang-Yih Hung, Carl Chen, Yu-Po Wang</i>	
Design and Manufacturing of an In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials	588
<i>Romina Sattari, Henk Van Zeijl, Guoqi Zhang</i>	
Investigation of Immersion Alignment Mark Signal and Alignment Success Rate for Flat Optics with Aperture on Chip	592
<i>Chin Khang Tew, Landobasa Y. M. Tobing, Jae Ok Yoo, Navab Singh</i>	
Investigation of Two-Stage Ag-Sintering Processes for the Die Attach of Power Devices	596
<i>Dominik Sumkötter, Mario Wollschläger, Marius Köhler, Marcel Lawniczak, Johannes Weickmann, Kurt-Georg Besendörfer, Nicolas Heuck</i>	
Patterning on Reflective (Al) Surface Using Auto Alignment in Immersion Lithography to Achieve Tight Overlay for Reconfigurable Metasurface Devices	603
<i>Arvind Sundaram, Prakash Pitchappa, Gu Zhonghua, Jae Ok Yoo, Navab Singh</i>	
Process Development, Microstructure and Electrical Resistance on Green Laser Induced Graphene from Polyimide.....	608
<i>Shibo Liu, Xiaoying Qi, Youxiang Chew, Min Hao Goh, Xin Wei Cheng, Fern Lan Ng, Kebao Wan</i>	
Realizing Ultra-Thin High Reliability Storage Devices with Large Capacity by Package and PCB Collaborative Design	614
<i>Hongbin Shi, Chao Yang, Jianrui Zhang</i>	
The Path Traversal Method for the Orientation Information of Fillers in Composites.....	620
<i>Xinfeng Zhang, Yiwen Fan, Xuan Yang, Linyi Xiang, Guanyin Xing, Run Hu, Xiaobing Luo</i>	

Ultrathin New Dielectric Interlayer Layer - Enhancer for TEOS-TEOS Bond Strength at Low Thermal Budget for C2W and W2W Bonding Applications	625
<i>Hemant Kumar Cheemalamarri, Steven Lee Hou Jang, Ji Hong Miao, Nandini V, Chandra Rao B S S, Chui King Jien, Vempati Srinivasa Rao, Navab Singh</i>	
Various Dicing Methods for Silicon Carbide Wafers.....	629
<i>Yujin Jeon, Seokho Na, Minsoo Gim, Johyun Bae, Dongsu Ryu, Dongjoo Park, Kyungrok Park</i>	
Wire Loop Characterization for Wire Sweep Reduction	635
<i>Federico Leone, Carolina Caglio, Fulvio Viviani, Riccardo Villa</i>	
Wirebond Stability Resolution on Automotive MEMS Device Through Tape Adhesion Thickness and Plasma Characterization	642
<i>Behra E. Bamba, Frederick Ray I. Gomez, Jane Wanzel E. Rillera</i>	
An Extensive Study of the Effects of Packaging Structure and Material Properties on Reliability of Advanced Packages by Charactering the Stress Singularities at Interface Corners.....	647
<i>Guang-Chao Lyu, Bin Chen, Xin-Ping Zhang, Min-Bo Zhou, Chang-Bo Ke, Yiu-Wing Mai</i>	
Assessment of Delamination Risk During the Package Sawing Process by Simulation	655
<i>Khairul Ikhsan Bin Yahaya, Chen Wei Kong, Max Leung</i>	
Capillary Underfill Flow Simulation and Experimental Study for Solder Mask Opening and Trace Distribution in Bump Layout Design	659
<i>Jin Yuan Lai, Shin Yueh Yang, Kohan Lin, Bongwoo Choi, Yeow Chon Ong, Hong Wan Ng</i>	
Characterization of Differential TMV Vertical Interconnects to 50GHz with Double Side Measurement	664
<i>Wu Jiaqi, Lim Teck Guan, Jason Tsung-Yang Liow, Sajay Bhuvanendran Nair Gourikutty</i>	
Copper/Molding Compound Interfacial Delamination.....	669
<i>Marco Rovitto, Samuele Zalaffi, Carlo Passagrilli, Luca Andena, Stefano Mariani</i>	
Design Optimization to Boost Solder Joint Reliability Performance for SSD BGA Package	674
<i>Ling Pan, Fa Xing Che, Wei Yu, Yeow Chon Ong, Hong Wan Ng, Kelvin Aik Boo Tan, Wen Wei Lum, Koustav Sinha, Ting Wen Chen</i>	
Effect of Underfill on Substrate Trace Crack Under PTC	678
<i>Wei Yu, Ling Pan, Kelvin Tan Aik Boo, Fa Xing Che, Yeow Chon Ong, Hong Wan Ng, Richard Fan</i>	
Experimental and Numerical Investigation of Die Shift in Large Panel Level Packaging.....	683
<i>Bin Gu, Jing-En Luan</i>	
Hard Bond Pad Plastic Deformation Study for Adhesion Estimation by 3D FEM Modelling of Wire Bonding Process	687
<i>L. Guarino, C. Caglio, R. Villa, B. Carasi, C. Passagrilli, L. Cecchetto</i>	
Identify Critical Packaging Parameters Impacting Wafer Warpage Using FEA and Statistical Analysis Techniques	694
<i>Ji Lin, Ng Yong Chyn</i>	
Impact of Wafer Pre-Thin Thickness on Stealth Dicing Performance.....	701
<i>Dao Kun Lim, Venkata Rama Satya Pradeep Vempaty, Wen How Sim, Harjashan Veer Singh</i>	

Investigation on Underfill Properties Effect on Board Level Solder Joint Reliability for SiP Package.....	705
<i>Fa Xing Che, Yeow Chon Ong, Ling Pan, Wren Chen, Wei Yu, Hong Wan Ng</i>	
Life Assessment of Micro-Via Used in Thin Printed Circuit Board Under Thermal Cycling Loads & Influence of Selected Design Parameters	710
<i>Vinay Kumar, Shrikant Bhadri</i>	
Mechanical Modelling and Analysis of CMOS Image Sensor Package.....	716
<i>TS Lim, Muhamad Shafiq Sukiman, S Jasmee, Ndi Masdzarif</i>	
Mission Profile Related Design for Reliability for Power Electronics Based on Finite Element Simulation	722
<i>Jan Albrecht, Tobias Horn, Sönke Habenicht, Sven Rzepka</i>	
Nanoindentation Characterization of Sintered Porous Cu Nanoparticles Used in Power Electronics Packaging – a Molecular Dynamic Simulation Study	727
<i>Dong Hu, Zichuan Li, Jiajie Fan, Guoqi Zhang</i>	
Numerical and Experimental Investigation of Package Warpage of Large Mold-First FOWLP.....	734
<i>Xiaowu Zhang, Sharon Pei Siang Lim, Boon Long Lau, Yong Han, Ming Ching Jong, Xiaobai Wang, Songlin Liu</i>	
Package Design Optimization of Thin Mold Double Side System in Package (DS-SIP).....	738
<i>Freedman Yen, Vito Lin, Teny Shih, Andrew Kang, Yu-Po Wang</i>	
Predicting Package Breaking Load of Thin BGA Packages Through Mechanical Modeling and Simulation	742
<i>Jefferson Talledo</i>	
Dimensionless Contact Stiffness Model to Unveil the Strain Rate Effect of Nickel-Based Single Crystal Superalloy by Nanoindentation.....	747
<i>Ziyi Shen, Yutai Su, Zhiyuan Liang, Xu Long</i>	
Study on Using Noisy Synthetic Data for Neural Networks to Assess Thermo-Mechanical Reliability Parameters of Solder Interconnects	751
<i>Oliver Albrecht, Robert D. J. Höhne, Dharshan Barkur, Karsten Meier, Karlheinz Bock</i>	
Temperature-Dependent Creep Characterization of Lead-Free Solder Alloys Using Nanoindentation for Finite Element Modeling	757
<i>Viktor Dudash, Kashi Vishwanath Machani, Karsten Meier, Holm Geisler, Maik Mueller, Frank Kuechenmeister, Marcel Wieland, Karlheinz Bock</i>	
The Phenomenon of Tunnel Structure Mold Flowability Experiment Result and Simulation Study	764
<i>Shih Kun Lo, Yi Hsun Su, Zong Yuan Li, Tzu Chieh Chien, Hui Chung Liu, Lu Ming Lai, Kuang Hsiung Chen</i>	
Thin IC Chip Pickup Process Risk Analysis Via Experiments in Conjunction with Numerical Approach	770
<i>Yi Hsuan Tsai, Sandeep Shantaram, Yen Zhi Lin, Yao Jung Chang</i>	
TSV Wafer Warpage Simulation and Process Induced Strain Prediction by Machine Learning-Based Anisotropic Equivalent Modeling Method.....	780
<i>Xiaodong Wu, Chunlei Li, Shenling Ma</i>	
Virtual Design of Experiment Methodology for Package Design Robustness	787
<i>Roseanne Duca, Julien Cuzzocrea</i>	

BoW Die to Die Interface Implementation: An Open Standardized Interface for Future Electronics.....	792
<i>Maudood Ahmed, Andy Heinig, Sneha Kadam, Lavakumar Navilipuri</i>	
Deca & ASE M-Series Bridge Die Compensation & Adaptive Patterning in a Multi-Die Module in 600 mm Format	797
<i>Clifford Sandstrom, Erick Talain, Timothy Olson, Benedict San Jose, Jen-Kuang Fang, Ping-Feng Yang, Sheng-Feng Huang, Ping-Ching Shen</i>	
Packaging Strategies for 3D Integration of Photonic and Electronic Chips on a Glass Substrate.....	804
<i>Robert Bernson, Saif Wakeel, Parnika Gupta, Luigi Ranno, Drew Weninger, Anuradha Agarwal, Samuel Serna, Juejun Hu, Kamil Gradkowski, Lionel Kimerling, Peter O'Brien</i>	
A Novel Structure of Multi-Mode Interferometer with Low Excess Loss.....	809
<i>Li Zhenyu, Li Shuyi, Luo Wei, Xu Feng, Wen Lee</i>	
Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by 90° Peel Tests and Finite Element Analysis.....	813
<i>Zhao Facheng, Yang Kai, Cheng Yu Seng</i>	
Artificial Intelligence Aided Design for Heterogeneous Integration System in Display	818
<i>Sixin Huang, Ziqing Zhou, Jiaying Gao, Haohui Long, Jianhui Li</i>	
Assembly of Thin Micro-Chiplets Using Laser-Induced Forward Transfer.....	824
<i>Harindra Kumar Kannoja, Geert Van Steenberge</i>	
Effect of Cohesive Behaviour and Residual Stress on the Indentation Response of Elastoplastic Film/Substrate Structure	829
<i>Jiao Li, Xu Long</i>	
Qualification of High Coplanarity Package for General Purpose Processor	834
<i>G. Refai-Ahmed, S. Ramalingam, N. Karunakaran, M. Baharom, P. Yin, H. Do, C. Lee, S. Kelappen, P. Ramachandran, B. Murthy, B. Michael</i>	
Reliability Assessment of Gripper Socket Under Post-Silicon Validation Conditions	842
<i>Emad S. Al-Momani, Shadi Ms Harb</i>	
Research on Technology and Isothermal Aging of Double Sided Module Convex Interconnect.....	848
<i>Yiou Qiu, Huapeng Chen, Ping Wu, Xin Qian, Liancheng Wang, Wenhui Zhu</i>	
Simulation Study of the Magnetic Material Patterning on the High Frequency Planer Inductor in 5G Device Application	856
<i>Seiya Masuda, Akihiko Ohtsu, Tetsushi Miyata, Hiroyuki Suzuki, Hidenori Takahashi</i>	
Development of Thick Sc _{0.2} Al _{0.8} N Film for MEMS Application	864
<i>Jaibir Sharma, Daniel Ssu-Han Chen, Yong Shun Teo, Peng Liu</i>	
Investigation of Void-Free Chip-To-Chip Bonding Methods for CMOS-MEMS Compatibility	869
<i>Yi Xuan Yeo, Eva Leong Ching Wai, Daniel Ssu-Han Chen, Ser Choong Chong</i>	
Patterned Fabry-Perot Filter Fabrication on Transparent Wafer in 200 mm CMOS Fab.....	873
<i>Tae Jin Yoo, Bert Geelen, Klaas Tack, Deniz Sabuncuoglu Tezcan</i>	
Systematic Study of Direct Laser Fabricated Graphene Resistor on Commercial Flexible Copper Clad Laminate (FCCL) Circuit Board	877
<i>Priscilla Hong, Zhen Ke Goh, Xiaoying Qi, Kebao Wan</i>	

A Novel Silicon Crystal Defect Detection Method Using Cross-Sectional Samples	882
<i>Younan Hua, Lois Liao, Linhua Zhang, Xiaomin Li</i>	
An Electromigration Study of Cu Pillar Interconnects in Flip-Chip QFN Packaging Under Extreme Conditions for High-Power Applications	885
<i>Min-Yan Tsai, Chin-Li Kao, Shan-Bo Wang, Yung-Sheng Lin, Meng-Chun Chiu, Chien-Lung Liang</i>	
Application of Auger Electron Spectroscopy in Copper Oxide Failure in Electronics Packaging	892
<i>Yanfei Zhao, Lei Zhu, Younan Hua, Xiaomin Li</i>	
Crazing of Photoimageable Dielectric (PID) in Fan-Out Panel Level Packaging (FOPLP).....	896
<i>Yeonseop Yu, Sunguk Lee, Jongmyeong Jeon, Miyang Kim</i>	
Chip-Package Interaction: A Case Study Applied to a Mature Technology Node.....	901
<i>Eng Chye Chua, Frank Kuechenmeister, Holm Geisler, Kashi Vishwanath Machani, Hin Kiong Yap</i>	
Effects of Temperature and Electrical Bias on Cu-Al IMCs Growth	906
<i>Lois Liao, Chencang Zhang, Ting Liu, Yuesheng Zhang, Shota Kawano, Wang Weimin, Li Gang, Zimin Xie, Qiangqiang Xia, Xi Zhang, Hua Younan, Li Xiaomin</i>	
Acceptance Criteria for Good Solder Joint Reliability on Wafer Level Chip Scale Package (WLCSP) at Component Level.....	910
<i>Subashini Periasamy, Saraswathy Supramaniam, Muhammad Nurhisham Bin Abdullah, Selvakumar Balasupramaniam</i>	
Capacitive-Based Wire Bonding Defects Detection Method for Integrated Circuit Package in Strip Form with Hybrid Threshold Setting Algorithm	918
<i>Tie Qiu, Leslie Khoo, Joseph Tan, Amy Loo</i>	
Improving Board Level Reliability of Ultra Thin PCBA by Systematic Novel Solutions.....	922
<i>Yiming Jiang, Hongbin Shi, Mengyuan Li, Xiang Lv</i>	
Integration of Artificial Neural Network and Finite Element Simulation for Package Warpage Prediction	926
<i>Sunil Kumar Panigrahy, Fa Xing Che, Yeow Chon Ong, Prasad Nagavenkata Nune, Hong Wan Ng</i>	
Anomaly Detection for Dispensing of Solder Paste on 3D Circuit Carriers Using Machine Learning	932
<i>Nils Thielen, Marco Wagner, Sven Meier, Christian Voigt, Jörg Franke</i>	
Efficient and Adaptive Semantic Segmentation of HBMs Using Incremental Learning.....	938
<i>Richard Chang, Namrata Thakur, Jie Wang, Yurni Li, Ser Choong Chong, Ramanpreet Singh Pahwa</i>	
Post Bonding Defect Analysis Using Deep Learning	944
<i>Rahul Reddy Komatireddi, Sachin Dangayach, Rohith Cherikkallil, Prayudi Lianto</i>	
Power Estimation and Comparison of Heterogenous CPU-GPU Processors	948
<i>Rupinder Kaur, Farah Mohammadi</i>	
Study on Enhancing Flip-Chip-Chip Scale Package (FCCSP) Reliability Testing Using Deep Learning (DL)Assisted Scanning Acoustic Microscopy.....	952
<i>Arya Sukumaran Nair, Tatjana Djuric-Rissner, Peter Hoffrogge, Matthias Koch, Bugra Birki, Zyzi Ramos, Justor Yen, Rachel Wang, Peter Czurratis, Hsien-Wei Ho, Chun-Yu Ko, Chun-Liang Kuo</i>	

FCPBGA C4 Abnormal Leadfree Solder Bump Prevention.....	961
<i>Dominic Koey Poh Meng, Khai Soon Ha, Muhammad Fadzlan Md Fadzil</i>	
Indium-Based Flip-Chip Interconnect for Cryogenic Packaging	970
<i>Norhanani Binte Jaafar, Li Hongyu, Chong Ser Choong, Ng Yong Chyn, Ding Huang, Chit Siong Lau, Kuan Eng Johnson Goh, King-Jien Chui</i>	
Modifying of Solder Composition as MXT03 for High TC Reliability on Cu-OSP by Optimized Elements in Sn-Ag-Cu-Ni-Bi System.....	974
<i>J. Y. Son, S. G. Lee, Y. W. Lee, S. B. Jung</i>	
The Trend to Low Temperature Solder (LTS) Assembly and the Development Strategy for Tin-Bismuth Based High Reliability LTS Solder	979
<i>Takatoshi Nishimura, Tetsuya Akaiwa, Keith Sweatman</i>	
Insights into the Solder Non-Wetting Failure Due to Flux Inactivation and Degradation.....	985
<i>Jonalyn J. Sia, Ian Harvey J. Arellano</i>	
Recycled Tin Lead Free Solder Paste for Advanced Packaging: A Sustainable Solution for Electronics Manufacturing	990
<i>Audrey Long Wee Seng, Pang Hui Shyan, Lo Yee Ting, Jason Lim Chze Min, Tan Tze Qing, Kang Sung Sig</i>	
Reliability Prediction and Improvement of Board-Level Thermal Cycling Test for Molded Flip-Chip Ball-Grid-Array Package	995
<i>Dao-Long Chen, Tang-Yuan Chen, Wei-Hong Lai, Wei-Jie Yin, Chun-Liang Kuo, Chun-Yu Ko, Chi-Min Cheng</i>	
A High Flow Rate Piezoelectric Micropump for Miniature Liquid Cooling System	999
<i>Yiwen Fan, Xinfeng Zhang, Guanying Xing, Linyi Xiang, Run Hu, Xiaobing Luo</i>	
Design of Liquid Cooling Cold Plate for High Performance Electric Traction Module on Two-Wheeler EV	1005
<i>He Bin, Jaydeep Saha, Tang Gongyue, Sanjib Kumar Panda</i>	
Development of Crossflow Manifold for Two-Phase Liquid Cooling of 3D ICs Via 3D Printing.....	1012
<i>Huicheng Feng, Gongyue Tang, Xiaowu Zhang, Boon Long Lau, Ming Ching Jong, Keng Yuen Jason Au, Jun Wei Javier Ong, King Jien Chui, Jun Li, Hongying Li, Duc Vinh Le, Jing Lou</i>	
Experimental Investigations on Thermal Superposition Effect by Embedded Manifold Cooling.....	1017
<i>Yuxin Ye, Xiangbin Du, Yanmei Kong, Ruiwen Liu, Shichang Yun, Shiqi Jia, Wei Li, Xiaorui Lv, Pengrong Lin, Zhiqiang Wang, Binbin Jiao</i>	
Forward-Looking Roadmap View to Enable Heterogeneous Integration in the Next 10 Years.....	1022
<i>G. Refai-Ahmed, V. Gektin, H. Alissa, G. Subbarayan, J. Huttunen, G B. Chan</i>	
High Thermal Solution for 3D Integration Package.....	1026
<i>Ching Chia Chen, Nicholas Kao, Yu Po Wang, Shane Lin, Yung Ta Li</i>	
Impact of High Temperature Storage for Prolonged Duration on Cu Leadframe Material Properties for Automotive Applications	1030
<i>Xintong Zhu, Ranjan Rajoo, Kim Hong Yip, Poh Chuan Ang, Ramesh Rao Nistala, Zhi Qiang Mo</i>	

Immediate Thermal Performance Evaluation of the Power Module Structures Under Real Operating Conditions	1037
<i>Tomoya Sudo, Gakuto Hiraoka, Qiang Yu, Wei Liu, Mitsutoshi Muraoka, Yuji Komatsu</i>	
Performance Characteristics of MEMS Heat Sinks Using Zig-Zag Microchannel with Semi-Circular Sidewall Ribs.....	1043
<i>Fadi Alnaimat, Saeed Al Nuaimi, Bobby Mathew</i>	
Integrated Heat Management in the Reticle Masking Module on the LITEQ 500 Projection Stepper.....	1047
<i>M. Y. Loktev, J. De Boeij, S. I. Misat, M. A. J. Van Der Stam</i>	
Evaluation of C2W Hybrid Bonding Performance with SiO ₂ /SiCN Passivation Layers at the Interface Using Finite Element Simulations.....	1053
<i>Sasi Kumar Tippabhotla, Lin Ji, Chong Ser Choong</i>	
Defect Evolution During Through-Silicon Via Copper Electroplating and Methods for Robust Void-Free Filling	1059
<i>Tran Van Nhat Anh, Nandini Venkataraman, Meng Tao, Tseng Ya-Ching, Wang Xiangyu, Chui King-Jien, Navab Singh, Vempati Srinivasa Rao</i>	
Wafer Level Fabrication of Embedded Silicon Microcooler on Heating Devices.....	1063
<i>Lau Boon Long, Javier Ong, Jason Au, Jong Ming Ching, Zhang Xiaowu, Feng Huicheng</i>	
Effect of PECVD Thickness on Warpage Behavior of 3DS TSV Wafer	1067
<i>Bill Wang, Morgan Fan, Changhao Quan, Charles, Lin Wu, Paul Zhang</i>	
Demonstration and Challenges of Through Si Interposer (TSI) with 5-Layer Frontside Cu Metal and 2-Layer Backside Cu RDL	1071
<i>Ya-Ching Tseng, King-Jien Chui</i>	
Evolution of Nano-Notches on the Surface of SiC with Different Crystal Forms During Cutting in the Water Environment.....	1075
<i>Yuqi Zhou, Weishan Lv, Fulong Zhu</i>	
RF Modelling of for Through SiC Vias and Fabrication of SiC Based Interposer	1080
<i>Piotr Mackowiak, Julia-Marie Köszegi, Michael Schiffer, Martin Schneider-Ramelow</i>	
The Effect of Cu/SiO ₂ Rough Interface on TSV Electroplating Process for Electronic Packaging.....	1086
<i>Weishan Lv, Xin Lei, Jiaxin Liu, Fulong Zhu</i>	
Through Glass Vias Fabrication Using Ultrasonic Micromachining and Electroless Deposition	1090
<i>Karan Pawar, Harsh Pandey, Pradeep Dixit</i>	
eWLB Fan-Out Package for E-Band Multi-Inputs/Outputs Phased Array IC	1094
<i>Wenyao Zhai, Ahmed Shehata Abdellatif, Hari Krishna Pothula, David Wessel</i>	
Characteristics and Reliability of Al and Al-Coated Cu Wires for High Power Applications	1098
<i>Randolph Flauta, Hans Juergen-Funke, Tom Birkoben, Sonke Habenicht, Christian Liguda, King Man Tai, Haibo Fan, Peilun Yao, Haibin Chen</i>	
Copper Alloy Wire Selection Methodology for High Reliability Automotive IC Packages.....	1103
<i>Raquel L. Fundan, Loic Renard, Shei Meng Loo, Geok Koon Orr</i>	
Insulated, Passivated & Adhesively-Promoted Bonding Wire Using Al ₂ O ₃ Nano Coating.....	1108
<i>Soojae Park, Hwajin Jeong, Kyujung Choi, Eulgi Min</i>	

Moisture- and Saline-Induced Degradation of Silver Wire and Silver-Aluminum Bond Integrity1115
Jonalyn J. Sia, Ian Harvey J. Arellano

Author Index