

2023 IEEE Asian Solid-State Circuits Conference (A-SSCC 2023)

**Haikou, China
5-8 November 2023**



**IEEE Catalog Number: CFP23SSC-POD
ISBN: 979-8-3503-3004-5**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23SSC-POD
ISBN (Print-On-Demand):	979-8-3503-3004-5
ISBN (Online):	979-8-3503-3003-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>MSN: Battery-Less Multiple Subcarrier Multiple Access Sensor Node with Full-Duplex Backscatter Concurrent Data Streaming.....</p> <p style="padding-left: 2em;"><i>Yuxiao Zhao, Hanyang Wang, Yongming Xu, Zhongyuan Ying, Yu Lu, Jinlin Liu, Tuo Hu, Jin Mitsugi, Hao Min</i></p>	1
<p>A 25kHz-BW 97.4dB-SNDR 100.2dB-DR 3rd-Order SAR-Assisted CT DSM with 1–0 MASH and DNC</p> <p style="padding-left: 2em;"><i>Kent Edrian Lozada, Dong-Hun Lee, Ye-Dam Kim, Ho-Jin Kim, Youngjae Cho, Michael Choi, Seung-Tak Ryu</i></p>	4
<p>A Ka-Band Mutual Coupling Resilient Balanced PA with Magnetic Coupling Self-Cancelling Inductor Achieving 21.2dBm OP_{1dB} and 27.6% PAE_{1dB}.....</p> <p style="padding-left: 2em;"><i>Jian Zhang, Wei Zhu, Dawei Wang, Xiangjie Yi, Ruitao Wang, Yan Wang</i></p>	7
<p>A 80Gb/s/pin Single-Ended PAM-4 Transmitter with an Edge Boosting Auxiliary Driver and a 4-Tap FFE in 28-Nm CMOS.....</p> <p style="padding-left: 2em;"><i>Dae-Won Rho, Jae-Koo Park, Seung-Jae Yang, Woo-Young Choi</i></p>	10
<p>A 28nm 49.7TOPS/W Sparse Transformer Processor with Random-Projection-Based Speculation, Multi-Stationary Dataflow, and Redundant Partial Product Elimination.....</p> <p style="padding-left: 2em;"><i>Yubin Qin, Yang Wang, Dazheng Deng, Xiaolong Yang, Zhiren Zhao, Yang Zhou, Yuanqi Fan, Jingchuan Wei, Tianbao Chen, Leibo Liu, Shaojun Wei, Yang Hu, Shouyi Yin</i></p>	13
<p>A 4ns Settling Time FVF-Based Fast LDO Using Bandwidth Extension Techniques for HBM3.....</p> <p style="padding-left: 2em;"><i>Jinook Jung, Jun-Han Choi, Kyoung-Jun Roh, Jaewoo Park, Won-Mook Lim, Tae-Sung Kim, Han-Ki Jeong, Myoungbo Kwak, Jae-Youn Youn, Jeong-Don Ihm, Changsik Yoo, Youngdon Choi, Jung-Hwan Choi, Hyungjong Ko</i></p>	16
<p>An On-Chip DC-DC Converter and Power Management System Achieving Zero Standby-To-Active Transition Time in MCU.....</p> <p style="padding-left: 2em;"><i>Toyohiro Shimogawa, Makoto Nonaka, Toma Ogata, Toshiki Kiryu, Yasuto Igarashi, Kosuke Yayama, Masahiro Kitamura, Hiromichi Ishikura, Mitsuru Hiraki, Masao Ito, Takashi Kono</i></p>	19
<p>A 6.4Gbps/pin NAND Flash Memory Multi-Chip Package Employing a Frequency Multiplying Bridge Chip for Scalable Performance and Capacity Storage Systems.....</p> <p style="padding-left: 2em;"><i>Shinichi Ikeda, Akira Iwata, Goichi Otomo, Tomoaki Suzuki, Hiroaki Iijima, Mikio Shiraishi, Shinya Kawakami, Masatomo Eimitsu, Yoshiki Matsuoka, Kiyohito Sato, Shigehiro Tsuchiya, Yoshinori Shigeta, Takuma Aoyama</i></p>	22
<p>A Fully Integrated Bit-To-Bit 24/48Gb/s QPSK/16-QAM D-Band Transceiver with Mixed-Signal Baseband in 28nm CMOS Technology</p> <p style="padding-left: 2em;"><i>Pingda Guan, Haikun Jia, Wei Deng, Ruichang Ma, Mingxing Deng, Jiamin Xue, Angxiao Yan, Shiyun Sun, Zhihua Wang, Baoyong Chi</i></p>	25
<p>A 0.12-V 200-Hz-BW 10-Bit ADC Using Quad-Channel VCO and Interpolation Linearization.....</p> <p style="padding-left: 2em;"><i>Shea Smith, Taylor Barton, Yen-Cheng Kuan, Armin Tajalli, Mau-Chung Frank Chang, Shiuh-Hua Wood Chiang</i></p>	28
<p>A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $\lambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step.....</p> <p style="padding-left: 2em;"><i>Hongzhi Liang, Yi Shen, Jun Chang, Shubin Liu, Ruixue Ding, Zhangming Zhu</i></p>	31

CIMFormer: A 38.9TOPS/W-8b Systolic CIM-Array Based Transformer Processor with Token-Slimmed Attention Reformulating and Principal Possibility Gathering.....	34
<i>Ruiqi Guo, Yang Wang, Xiaofeng Chen, Lei Wang, Hao Sun, Jingchuan Wei, Leibo Liu, Shaojun Wei, Yang Hu, Shouyi Yin</i>	
A 5.2GHz Trifilar Transformer-Based Class-F ₂₃ Noise Circulating VCO with FoM of 192.6 dBc/Hz.....	37
<i>Hanzhang Cao, Tongde Huang, Xiaolong Liu, Hao Wang, Jin Jin, Wen Wu</i>	
A Wide Frequency Range, Small Area and Low Supply Memory Interface PLL Using a Process and Temperature Variation Aware Current Reference in 3 nm Gate-All Around CMOS.....	40
<i>Kyungmin Lee, Jaehong Jung, Gyusik Kim, Joomyoung Kim, Seungjin Kim, Seunghyun Oh, Sung Min Park, Jongwoo Lee</i>	
A 26-30GHz Digitally-Controlled Variable Gain Power Amplifier with Phase Compensation and Third Order Nonlinearity Cancellation Technique	43
<i>Haoqi Qin, Junjie Gu, Hao Xu, Weitian Liu, Kefeng Han, Rui Yin, Zongming Duan, Hao Gao, Na Yan</i>	
LOG-CIM: A 116.4 TOPS/W Digital Computing-In-Memory Processor Supporting a Wide Range of Logarithmic Quantization with Zero-Aware 6T Dual-WL Cell	46
<i>Soyeon Um, Sangjin Kim, Seongyon Hong, Sangyeob Kim, Hoi-Jun Yoo</i>	
A 2 X 24Gb/s Single-Ended Transceiver with Channel-Independent Encoder-Based Crosstalk Cancellation in 28nm CMOS	49
<i>Hongzhi Wu, Weitao Wu, Liping Zhong, Xuxu Cheng, Xiongshi Luo, Zhenghao Li, Dongfan Xu, Quan Pan</i>	
A 10TFLOPS Datacenter-Oriented GPU with 4-Corner Stacked 64GB Memory by the Means of 2.5D Packaging Technology.....	52
<i>Shuang Wang, Weiliang Chen, Xueqing Li, Leibo Liu, Huazhong Yang</i>	
An 890 μ W Multichannel Injection-Locked OOK Transmitter with 23% Global Efficiency and 22 pJ/bit Energy Efficiency	55
<i>Sheng-Kai Chang, Shao-Ting Chang, Zhi-Wei Lin, Kuang-Wei Cheng</i>	
A 110-160 GHz ASK Receiver with Isomorphic Low Noise Power Amplifier and Multi-Mode Interface in 28-Nm CMOS	58
<i>Dawei Tang, Zekun Li, Leyang Huang, Rui Zhang, Liqun Lu, Chun Yang, Zheng Yan, Peigen Zhou, Zhe Chen, Jixin Chen, Wei Hong</i>	
A 0.5-To-1.5GHz BW-Extended Gain-Boosted N-Path Filter Using a Switched g_m -C Network Achieving 50MHz BW and 18.2dBm OB-IIP ₃	61
<i>Gengzhen Qi, Pui-In Mak</i>	
A D-Band ASK Transmitter with 50GHz RF Bandwidth and Multi-Mode Interface Implemented in 28nm CMOS.....	64
<i>Rui Zhang, Dawei Tang, Zhe Chen, Liqun Lu, Peigen Zhou, Jixin Chen, Wei Hong</i>	
A PAM4 Level Mismatch Adjustment Scheme for 48-Gb/s PAM4 Memory Tester Bridge.....	67
<i>Daeho Yun, Minsu Park, Kahyun Kim, Kyungmin Baek, Eonhui Lee, Woo-Seok Choi, Deog-Kyoon Jeong</i>	
An 8.73G Ω Input Impedance VCO-Based Neural Front-End with Autonomous Time-Domain Impedance Boosting Technique and Maximum 0.215s Re-Calibration Time	70
<i>Huaiyu Liu, Yang Lin, Guoxing Wang, Yan Liu</i>	

GCFP-ACIM: A 40nm 4.74TFLOPS/W General Complex Float-Point Analog Compute-In-Memory with Adaptive Power-Saving for HDR Signal Processing Applications	73
<i>Zizhao Ma, Xianwu Hu, Gan Wen, Yihao Wang, Zeming Wang, Yukai Lin, Yu Wang, Yuhao Guo, Yanlei Li, Xingdong Liang, Xiaoyang Zeng, Yufeng Xie</i>	
A 0.000261 mm ² Single-Channel 1 GS/s 8-Bit 3-Stage Capacitor Array-Assisted Charge-Injection DAC-Based SAR ADC in 28 nm CMOS	76
<i>Chan-Ho Kye, Kyojin Choo</i>	
A 1.01V 8.5Gb/s/pin 16Gb LPDDR5x SDRAM with Self-Pre-Emphasized Stacked-Tx, Supply Voltage Insensitive Rx, and Optimized Clock Using 4th-Generation 10nm DRAM Process for High-Speed and Low-Power Applications	79
<i>Hyun-A Ahn, Yoo-Chang Sung, Yong-Hun Kim, Janghoo Kim, Kihan Kim, Donghun Lee, Young-Gil Go, Jae-Woo Lee, Jae-Woo Jung, Yong-Hyun Kim, Ga-Ram Choi, Jun-Seo Park, Bo-Hyeon Lee, Jinhyeok Baek, Daesik Moon, Daihyun Lim, Seung-Jun Bae, Young-Soo Sohn, Changsik Yoo, Tae-Young Oh</i>	
A Low Noise 8Mpixel CMOS Image Sensor with 5.36GHz Global Counter and Dual Latch Skew Canceler for Surveillance AI Camera System	82
<i>Yoichi Iizuka, Akihide Maezono, Wataru Saito, Atsushi Yamane, Kazuhiko Takami, Fukashi Morishita</i>	
A 28-nW Noise-Robust Voice Activity Detector with Background Aware Feature Extraction	85
<i>Jingsen Yang, Liangjian Lyu, Zirui Dong, Heyu Ren, C.-J. Richard Shi</i>	
An 83.6dB-SNDR 101.6dB-SFDR 4 th -Order Noise-Shaping SAR with 2 nd -Order Nonlinearity Error Shaping.....	88
<i>Yanbo Zhang, Xianghui Zhang, Li Tian, Shubin Liu, Zhangming Zhu</i>	
A Compact 1,257-Gbps/W Byte-Serial AES Accelerator for IoT Applications in 22 nm	91
<i>Shutao Zhang, Malte Wabnitz, Tobias Gemmeke</i>	
A 200MHz Bandwidth 84% Peak Efficiency AC-Coupled Envelope Tracking Supply Modulator with 10MHz Constant Switching Frequency.....	94
<i>Peng Xu, Xueli Zhang, Tao Wang, Peng Cao, Jiawei Xu, Zhiliang Hong</i>	
An Energy-Efficient Heterogeneous Fourier Transform-Based Transformer Accelerator with Frequency-Wise Dynamic Bit-Precision	97
<i>Jingu Lee, Sangjin Kim, Wooyoung Jo, Hoi-Jun Yoo</i>	
An 8.5ps Resolution, 2000μm ² Phase-Domain Delta-Sigma TDC for Lidar Applications	100
<i>Yoondeok Na, Seokho Yun, Myung-Jae Lee, Youngcheol Chae</i>	
3D-ISC: A 65nm 3D Compatible In-Sensor Computing Accelerator with Reconfigurable Tile Architecture for Real-Time DVS Data Compression	103
<i>Gokul Krishnan, Gopikrishnan Raveendran Nair, Jonghyun Oh, Anupreetham Anupreetham, Pragnya Sudershan Nalla, Ahmed Hassan, Injune Yeo, Kishore Kasichainula, Jae-Sun Seo, Mingoo Seok, Yu Cao</i>	
A 23.9 μW 13.6-Bit Period Modulation-Based Capacitance-To-Digital Converter with Dynamic Current Mirror Front-End Achieving Capacitor Range of 1 to 68 pF	106
<i>Hyeyeon Lee, Donguk Seo, Young-Jin Woo, Yoonmyung Lee, Inhee Lee, Youngcheol Chae</i>	
MorphBungee: A 65nm 7.2mm ² 27μJ/Image Digital Edge Neuromorphic Chip with On-Chip 802 Frame/s Multi-Layer Spiking Neural Network Learning	109
<i>Tengxiao Wang, Min Tian, Zhengqing Zhong, Haibing Wang, Junxian He, Fang Tang, Xichuan Zhou, Shuangming Yu, Nanjian Wu, Liyuan Liu, Cong Shi</i>	

SESOMP: A Scalable and Energy-Efficient Self-Organizing Map Processor with Computing-In-Memory and Dead Neuron Pruning.....	112
<i>Yuncheng Lu, Xin Zhang, Zehao Li, Bo Wang, Tony Tae-Hyoung Kim</i>	
A Time-Based PAM-4 Transceiver Using Single Path Decoder and Fast-Stochastic Calibration Techniques.....	115
<i>Dong-Hyun Yoon, He Junsen, Kwang-Hyun Baek, Youngdon Choi, Jung-Hwan Choi, Tony Tae-Hyoung Kim</i>	
A 160x120 Indirect Time-Of-Flight Sensor with Pixel-Level Adaptive $\Delta\Sigma$ -Operations for Background Light Cancellation.....	118
<i>Yongjae Park, Jubin Kang, Dahwan Park, Insang Son, Jung-Hye Hwang, Seong-Jin Kim</i>	
An 11bit 360MS/s Pipelined SAR ADC with Dynamic Negative-C Assisted Residue Amplifier	121
<i>Yigi Kwon, Sangwoo Lee, Changuk Lee, Hyunchul Yoon, Byoungchan Min, Youngcheol Chae</i>	
A Jitter-Programmable Bang-Bang Phase-Locked Loop Using PVT Invariant Stochastic Jitter Monitor.....	124
<i>Yong-Jo Kim, Taekwang Jang, Seonghwan Cho</i>	
TEPD: A Compound Timing Detection of Both Data-Transition and Path-Activation for Reliable In-Situ Timing Error Detection and Correction in 28nm CMOS	127
<i>Zhengguo Shen, Junyi Qian, Keran Li, Ziyu Li, Lishuo Deng, Weiwei Shan</i>	
Flexible and Efficient Implementation of CRYSTALS-KYBER SIMD RISC-V Coprocessor Based on Customized Vector Instruction-Set Extension	130
<i>Jiaming Zhang, Jiahao Lu, Dongsheng Liu, Aobo Li, Xiang Li, Shuo Yang, Ang Hu, Xuecheng Zou</i>	
A 1.2 V 2.3 μ W 94.7 dB DR Delta-Sigma Modulator with Dynamic-Range Enhancement and Tri-Level CDAC.....	133
<i>Cong Wei, Rongshan Wei, Lijie Huang, Gongxing Huang, Jinze Lai, Zhichao Tan</i>	
Integrated Circuit to Compensate Parasitic Leakage Component for WL Leakage Current in NAND Flash Memory.....	136
<i>Bu-Il Nam, Jayang Yoon, Kyunghea Lee, Sol Kim, Junhong Park, Chi-Weon Yoon, Eunkyong Kim</i>	
A 12.75-To-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-DBc Reference Spur, 31.9-Fs Integrated Jitter and -260.1-DB FoM	139
<i>Yixi Li, Zhao Zhang, Yong Chen, Xinyu Shen, Zhaoyu Zhang, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu</i>	
A Wideband Low-Noise Linear LiDAR Analog Front-End Achieving 1.6 GHz Bandwidth, 2.7 pA/Hz ^{0.6} Input Referred Noise, and 103 dB Ω Transimpedance Gain.....	142
<i>Yidan Zhang, Zhao Zhang, Yiqing Xu, Xinyu Shen, Nan Qi, Nanjian Wu, Jian Liu, Liyuan Liu</i>	
An Adaptive-Sampling Digital LDO with Statistical Comparator Selection Achieving 99.99% Maximum Current Efficiency and 0.25ps FoM in 65nm.....	145
<i>Shun Yamaguchi, Takashi Hisakado, Osami Wada, Mahfuzul Islam</i>	
A Resource-Efficient Super-Resolution FPGA Processor with Heterogeneous CNN and SNN Core Architecture	148
<i>Jiwon Choi, Sangyeob Kim, Wonhoon Park, Wooyoung Jo, Hoi-Jun Yoo</i>	

A 142.8- μ W 98.1dB-SNDR Power/Bandwidth Configurable Fully Dynamic Discrete-Time Zoom ADC with Interstage Leakage Shaping	151
<i>Yuke Shen, Shubin Liu, Kui Wen, Yanbo Zhang, Yi Shen, Ruixue Ding, Zhangming Zhu</i>	
A 71-To-86GHz, 20.4dBm P _{out} , 6.0dB NF Transceiver with Quadrature Direct-Modulated Transmitter and Reflection-Less Heterodyne Receiver in 40nm CMOS.....	154
<i>Jie Zhou, Changxuan Han, Wen Chen, Bingzheng Yang, Xun Luo</i>	
K/Ka-Band 4-Element 4-Beam Hybrid Phased-Array Transmitter and Receiver Front-Ends with Compact Layout Floor-Plans and Fault-Tolerant Digital Circuits.....	157
<i>Mengru Yang, Chenyu Xu, Peng Gu, Yongran Yi, Mohan Guo, Liangliang Liu, Xiangxi Yan, Xiaohu You, Dixian Zhao</i>	
A 54-To-69-GHz Wideband 2T2R FMCW Radar Transceiver Employing Cascaded-PLL Topology and PTAT-Enhanced Temperature Compensation in 40-Nm CMOS.....	160
<i>Chenyu Xu, Xiaofei Liao, Feifan Hong, Mengru Yang, Peijuan Ju, Wendi Chen, Pengfei Diao, Hao Gong, Xiang Liu, Xiaohu You, Dixian Zhao</i>	
A Low-Voltage Bias-Current-Free Pseudo-Differential Hybrid PLL Using a Time-Interleaving Flip-Flop Phase Detector.....	163
<i>Liqun Feng, Qianxian Liao, Woogeun Rhee, Zhihua Wang</i>	
A Cryo-CMOS 4.5~7GHz Dual-Qubit Homodyne Reflectometer Array with High Q Degenerate Parametric Amplifier Through Dynamic Mode Coupling	166
<i>Yujie Geng, Haichuan Lin, Bo Wang, Cheng Wang</i>	
A 2-W, 90%-Efficiency Single-Stage Dual-Output Wireless Power Receiver with 0.1 to 700-MA Output Current Range Through Dynamic Delay Compensation and Bootstrap Adaptive Body Biasing Circuit.....	168
<i>Yutang Chen, Yuxuan Luo, Jianping Guo, Xian Tang, Dihu Chen</i>	
An 18-NW, 170°C Temperature Range, Voltage and Current Reference Circuit with Low Line Sensitivity	171
<i>I-Fan Lin, Yu-Chu Tsai, Heng-Li Lin, Yu-Te Liao</i>	
A 400MHz 249.1TOPS/W 64Kb Fully-Reconfigurable SRAM-Based Digital Compute-In-Memory Macro for Accelerating CNNs.....	174
<i>Xin Zhang, Vishal Sharma, Yuncheng Lu, Yongjun Jo, Tony Tae-Hyoung Kim</i>	
A 73.8K Inference/mJ SVM Learning Accelerator for Brain Pattern Recognition	177
<i>Tzu-Wei Tong, Yi-Yen Hsieh, Tai-Jung Chen, Chia-Hsiang Yang</i>	
An Instant-Setup On-Delay Compensation Scheme Based on Phase Detection for Series-Resonant Wireless Power Receiver with Up-To-4.41% Efficiency Enhancement.....	180
<i>Yuxuan Luo, Yutang Chen, Jianping Guo, Xian Tang, Dihu Chen</i>	
A 4 X 112-Gb/s PAM-4 Silicon-Photonic Transceiver Front-End for Linear-Drive Co-Packaged Optics	183
<i>Han Liu, Nan Qi, Donglai Lu, Zizheng Dong, Zhihan Zhang, Jian He, Guike Li, Leliang Li, Ye Liu, Ziyue Dang, Daigao Chen, Zhao Zhang, Jian Liu, Nanjian Wu, Xi Xiao, Liyuan Liu</i>	
A 33.6 FPS Embedding Based Real-Time Neural Rendering Accelerator with Switchable Computation Skipping Architecture on Edge Device.....	186
<i>Jongjun Park, Donghyeon Han, Junha Ryu, Dongseok Im, Gwangtae Park, Hoi-Jun Yoo</i>	

A 26.9-GHz 4-Element Code-Domain Hybrid Beamforming Phased-Array Receiver	189
<i>Ziyi Lin, Haikun Jia, Chuanming Zhu, Wei Deng, Huabing Liao, Bao Shi, Lujie Hao, Xiangrong Huang, Baoyong Chi</i>	
A Triple-Band Radio for WLAN 11b/g/n/ax in 45nm CMOS	192
<i>D Sahu, V Srinivas, R Chatterjee, M Agrawal, P Agrawal, R Juluri, M. Mukherjee, Vimal E, A. Yerramsetty, G Bakalzuk, O Rahmanony, K Rajmohan, A Sancheti, R Anand</i>	
An Area and Power Efficient Fully Nonlinear 10-Bit Column Driver with Time-Shared Multi-Gamma-Slope DAC and Time-Interleaved Sampling Buffer for Mobile AMOLEDs.....	195
<i>Seung Hun Choi, Jeongmin Kim, Jaewoong Ahn, Junyeol An, Jiwoong Kim, Ohjo Kwon, Ki-Duk Kim, Hyung-Min Lee</i>	
A 5.37-TSOPS/W Reconfigurable Neuron Array with Dual-Mode Neurons and Asynchronous Synapses for Energy-Efficient Inference and Biological Neural Network Simulation.....	198
<i>Xiangao Qi, Yuqing Lou, Yongfu Li, Guoxing Wang, Kea-Tiong Tang, Jian Zhao</i>	
A 28nm 386.5GOPS/W Coarse-Grained DSP Using Configurable Processing Elements for Always-On Computation with FPGA Implementation	201
<i>Hedi Wang, Zengwei Wang, Yaolei Li, Chen Tang, Jinxu Gao, Huazhong Yang, Yongpan Liu</i>	
A 92.7%-Efficiency 6.78-MHz Dual-Output Energy-Resuscitating Resonant Regulating Rectifier for Wirelessly Powered Systems	204
<i>Hyun-Su Lee, Hyung-Min Lee</i>	
2-20-V Wide Input Range Active Rectifier with Single-Multiplexing Adaptive Delay Compensation and Low-Voltage Enhancement for Wireless Power Transmission	207
<i>Chao Xie, Guangshu Zhao, Junliang Wei, Man-Kay Law, Milin Zhang</i>	
A 1.08ms Ultrafast Scanning Capacitive Touch-Screen Sensor Interface with Charge-Interpolated Common-Mode Compensation and Host-Based Adaptive Median Filtering	210
<i>Jonghang Choi, Subin Kim, Yongjun Lee, Sanghyun Heo, Keum-Dong Jung, Young-Ha Hwang, Jun-Eun Park</i>	
A Primary Driver with Real-Time Resonance Tracking for Wireless-Powered Implantable Medical Devices	213
<i>Xiaodong Meng, Xing Li, Yuan Yao, Chi-Ying Tsui, Wing-Hung Ki</i>	
Fully Integrated Reconfigurable Solar Energy Harvester for 100 μ A Burst Output Current Delivery with 78.6% Peak Energy Extraction Efficiency and Minimum Startup Incident Light Power of 0.27mW/cm ²	216
<i>Jiangchao Wu, Guangshu Zhao, Litao Zhang, Yu Jia, Yang Jiang, Pui In Mak, Rui P. Martins, Man Kay Law</i>	
An 80-DB Dynamic Range Hybrid Pulse-Phase Analog Front-End Circuit Cooperating with a Low-Resolution TDC for LiDAR	219
<i>Zeli Li, Tianrui Lyu, Kaiyou Li, Haoxin Zheng, Zhuohang Ye, Shengzhao Su, Jianping Guo, Yang Liu</i>	
A 4-Element 4-Beam Ka-Band Phased-Array Receiver Using Mesh Topology in 65 nm CMOS	222
<i>Xiangrong Huang, Haikun Jia, Wei Deng, Chuanming Zhu, Zhihua Wang, Xuzhi Liu, Zhiming Chen, Baoyong Chi</i>	
A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-DBm Psat and 34.9%/12.2% Efficiency at Psat/6-DB PBO	225
<i>Xiangrong Huang, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi</i>	

A Crystal-Less Clock Generator for Low-Power and Low-Cost Sensor Transceivers with 12.9MHz-To-3.3GHz Range, 16.67ppm/°C Inaccuracy from -25°C to 85°C, and 0.25us Settle-Time.....	228
<i>Sangdon Jung, Jehyeok Yu, Minsu Park, Jung-Hoon Chun</i>	
A 6.78-MHz Wireless Power Transfer System with Voltage-/Current-Mode 0X/1X Regulating Rectifier and Global-Loop Power Control	231
<i>Bing-Jen Wu, Dao-Han Yao, Po-Hung Chen</i>	
A 40nm 2.76μJ/Op Energy-Efficient Secure Post-Quantum Crypto-Processor for CRYSTALS-KYBER on Module-LWE	234
<i>Aobo Li, Jiahao Lu, Dongsheng Liu, Xiang Li, Shuo Yang, Tianze Huang, Jiaming Zhang, Siqi Xiong, Chenjun Yang</i>	
A Resistor/Trimming-Less Self-Biased Current Reference Class with Area Down to 3500 μm ² , 42.8 pW Power and 10.4% Accuracy Across Corner Wafers in 180 nm.....	237
<i>Luigi Fassio, Hoang Hong Hanh, Massimo Alioto</i>	
A 11.6-to-13.6GHz, 47-fsrms Jitter Integer-N PLL with Simultaneous Differential 2ND-Harmonic Output using a 128dBc/Hz Phase Noise at 1MHz offset Quad-Core VCO in 65nm CMOS.....	240
<i>Ruichang Ma, Haikun Jia, Hongzhuo Liu, Wei Deng, Zhihua Wang, Baoyong Chi</i>	
A 27-To-31.6 GHz 8-Element Phased-Array Transmitter Front-End with Inter-Element-Interference Cancellation Scheme in 65 nm CMOS.....	243
<i>Dongze Li, Wei Deng, Xintao Li, Ruiheng Qiu, Haikun Jia, Xiangrong Huang, Ziyuan Guo, Baoyong Chi</i>	
A 69μW Dual-Mode Electrochemical miR-21 Detection SoC with 3 rd -Harmonic Direct-Solution Technique	246
<i>Xiangdong Feng, Xin Liu, Yangfan Xuan, Fengheng Li, Yuxuan Luo, Ping Wang, Bo Zhao</i>	
A Transient Enhancement Digital LDO with Adaptive Ripple Cancelation Based on Optimal Compensation Period Approximation.....	249
<i>Angxiao Yan, Wei Deng, Haikun Jia, Shiwei Zhang, Baoyong Chi</i>	
Task-Specific Low-Power Beamforming MIMO Receiver Using 2-Bit Analog-To-Digital Converters	252
<i>Timur Zirtiloglu, Peter Crary, Eyyup Tasci, Arslan Riaz, Yonina C. Eldar, Nir Shlezinger, Rabia Tugce Yazicigil</i>	
A 2D Beam-Steerable 252-285-GHz 25.8-Gbit/s CMOS Receiver Module	255
<i>Takeshi Yoshida, Shinsuke Hara, Tatsuo Hagino, Mohamed H. Mubarak, Akifumi Kasamatsu, Kyoya Takano, Yoshiki Sugimoto, Kunio Sakakibara, Shuhei Amakawa, Minoru Fujishima</i>	
A 2pA/√Hz Current-Conveyor-Assisted Ultrasound Receiver with 25pF CMUT Parasitic Capacitance	258
<i>Gichan Yun, Kyeongwon Jeong, Haidam Choi, Seunghyeon Nam, Chaerin Oh, Hyunjoo Jenny Lee, Sohmyung Ha, Minkyu Je</i>	
A 226 GHz Coupled Harmonic VCO with 9.34% Tuning Range Utilizing Three-Coil Transformer with Switched Inductor in 65nm CMOS	261
<i>Yue Liang, Qin Chen, Xu Wu, Xiangning Fan, Lianming Li</i>	
A 74.0 dB-SNDR 175.4 dB-FoM Pipelined-SAR ADC Using a Cyclically Charged Floating Inverter Amplifier.....	264
<i>Changjoo Park, Jeongmyeong Kim, Kyounghun Kang, Minkyu Yang, Byeongmin Moon, Siheon Lee, Wanyeong Jung</i>	

A Hybrid Integrated W-Band 4-Element Phased-Array Transceiver Front-End Achieving 21.6% Full TX Peak PAE at 14.8dBm Output Power and <math><1^\circ/</math>dB Phase/Gain Resolution in 65-Nm CMOS Technology	267
<i>Wei Zhu, Jian Zhang, Jiazhi Ying, Xiangjie Yi, Yan Wang, Houjun Sun</i>	
248 GHz Compact Mixer-Last Direct-Conversion Transmitter with I/Q Imbalance and LO Feedthrough Calibration Capability	270
<i>Seunghoon Lee, Junhyeong Kim, Ho-Jin Song</i>	
A Cross-Coupled Hybrid SC Converter with Extended VCR Range and Intrinsic Loss Balance Achieving 90% Average Efficiency with 1.5% Variation Over Full Li-Ion Battery Input Range and 0.95A/mm ² Peak Current Density	273
<i>Qiaobo Ma, Huihua Li, Xiongjie Zhang, Anyang Zhao, Yang Jiang, Man-Kay Law, Rui P. Martins, Pui-In Mak</i>	
A DRAM Bandwidth-Scalable Sparse Matrix-Vector Multiplication Accelerator with 89% Bandwidth Utilization Efficiency for Large Sparse Matrix.....	276
<i>Hyunji Kim, Eunkyung Ham, Sunyoung Park, Hana Kim, Ji-Hoon Kim</i>	
ESD Protection is About Circuit Design: Practices and Perspectives	279
<i>Weiquan Hao, Xunyu Li, Zijin Pan, Runyu Miao, Albert Wang</i>	
5G Lessons Learned and an Outlook on 6G	282
<i>Bongtae Kim</i>	
Semiconductor Chip Design in a Legoland	284
<i>Chih-Ming Hung</i>	
Architecture Challenges for Heterogeneous Processors in Embedded SoCs.....	288
<i>Masayuki Ito</i>	

Author Index