

# **2023 38th Conference on Design of Circuits and Integrated Systems (DCIS 2023)**

**Malaga, Spain  
15 – 17 November 2023**



**IEEE Catalog Number: CFP23DCI-POD  
ISBN: 979-8-3503-0386-5**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23DCI-POD
ISBN (Print-On-Demand):	979-8-3503-0386-5
ISBN (Online):	979-8-3503-0385-8
ISSN:	2471-6170

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

SET and SEU Hardened Clock Gating Cell .....	1
<i>Marko Andjelkovic, Oliver Schrape, Anselm Breitenreiter, Milos Krstic</i>	
Implementing a CNN in FPGA Programmable Logic for NILM Application.....	7
<i>Miguel Tapiador, Laura De Diego-Otón, Álvaro Hernández, Rubén Nieto</i>	
Time-Sensitive Networking to Meet Hard-Real Time Boundaries on Edge Intelligence Applications .....	13
<i>Armando Astarloa, Pedro Fernández, Jesús Lázaro, Mikel Idirin, Sergio Salas</i>	
ADC Architectural Study for Digitally-Assisted Multi-Gigabit Data Communication Transceivers.....	19
<i>Pedro Barba, Alberto Rodríguez-Pérez, Enrique Prefasi, Rocío Del Río, Oscar Guerra</i>	
Approximate Arithmetic Aware Training for Stochastic Computing Neural Networks .....	24
<i>Christiam F. Frasser, Alejandro Morán, Vincent Canals, Joan Font, Eugeni Isern, Miquel Roca, Josep L. Rosselló</i>	
Simplifying RTL Design and Verification in Chip Manufacturing: A Paradigm for Electronics Teaching Using Open-Source Tools .....	30
<i>José-Miguel Galeas-Merchán, José-Borja Castillo-Sánchez, Martín González-García</i>	
Flexible Deep-Pipelined FPGA-Based Accelerator for Spiking Neural Networks.....	36
<i>Samuel López-Asunción, Pablo Ituero Herrero</i>	
Design of GFET-Based Active Modulators Leveraging Device Performance Reproducibility Conditions .....	42
<i>Anibal Pacheco-Sanchez, J. Noé Ramos-Silva, Nikolaos Mavredakis, Eloy Ramírez-García, David Jiménez</i>	
Definition of a SoC Architecture for a High-Rate Correlator Bank .....	48
<i>David Moltó, Miguel Cubero, Elena Aparicio-Esteve, Álvaro Hernández, José M. Villadangos, Jesús Ureña</i>	
RISC-V for Genome Data Analysis: Opportunities and Challenges .....	54
<i>Lorién López-Villellas, Esteve Pineda-Sánchez, Asaf Badouh, Santiago Marco-Sola, Pablo Ibáñez, Jesús Alastruey-Benedé, Miquel Moretó</i>	
Automatic Code Generation from UML for Data Memory Optimization in Microcontrollers .....	60
<i>Héctor Posadas, José Luis Vázquez, Eugenio Villar</i>	
An Open-Source FPGA Platform for Shared-Memory Heterogeneous Many-Core Architecture Exploration .....	66
<i>Rafael Tornero, David Rodríguez, José M. Martínez, José Flich</i>	
High Resolution Current Measurement Using TMR Sensors.....	72
<i>Nicolas Medrano, Diego Antolin, Daniel Eneriz, Belen Calvo</i>	
Analog/Mixed-Signal Standard Cell Based Approach for Automated Circuit Generation of Neural Network Accelerators .....	77
<i>Roland Müller, Loreto Mateu, Ralf Brederlow</i>	
Real-Time Iris Image Quality Evaluation Implemented in Ultrascale MPSoC .....	83
<i>C. Ruiz-Beltrán, A. Romero-Garcés, M. González, J. A. Rodríguez, A. Bandera, A. Sánchez-Pedraza</i>	

Accelerators in Embedded Systems for Machine Learning: A RISC-V View .....	89
<i>Alejandra Sanchez-Flores, Lluc Alvarez, Bartomeu Alorda-Ladaria</i>	
Design Space Analysis for a Digital Lock-In Amplifier for Infrared Gas Sensor Signal Acquisition .....	95
<i>Alberto Ramirez-Bárcenas, Mario García-Valderas, Celia Lopez-Ongil</i>	
A Two-Stage Amplifier in a Low Power 32.768 kHz Quartz Crystal Oscillator .....	101
<i>Marine Brun, Gilles Jacquemod, Yoann Charlon, Arnaud Gamet, Philippe Le Fevre</i>	
Using Current to Drive Two SDC Memristors Connected in Series and in Anti-Series.....	107
<i>Albert Cirera, Pere Miribel-Catala, Antonio Rubio, Blas Garrido, Jordi Colomer-Farrarons, Ioannis Vourkas</i>	
UML-Based Design Flow for Systems with Neural Networks .....	112
<i>Daniel Suárez, Héctor Posadas, Víctor Fernández</i>	
A Security Comparison Between AES-128 and AES-256 FPGA Implementations Against DPA Attacks.....	118
<i>Virginia Zúñiga González, Erica Tena-Sanchez, Antonio J. Acosta</i>	
Design of SoC FPGA Based Controller to Reduce Shadow Effects in Photovoltaic Installations .....	124
<i>Gabriel Santana Quintana, Pedro P. Carballo, Carlos Betancor</i>	
Any-Radix Efficient Fully-Parallel Implementation of the Fast Fourier Transform on FPGAs.....	130
<i>Ignacio Amat Hernández, Juan A. López</i>	
Three-Stage Low Dropout Regulator with Enhanced Transient Response and Regulation Performance.....	136
<i>A. Serrano-Reyes, M. T. Sanz-Pascual, B. Calvo-López, N. Medrano</i>	
SoC FPGA-Based Multichannel Data Acquisition System with Linux-Baremetal AMP for Applications in the Field of Astrophysics.....	141
<i>Selenia María Medina Hernández, Pedro P. Carballo, Pedro Hernández-Fernández, David S. Miranda Guillén, Sergio González</i>	
High-Rate Acquisition System for an Infrared LPS .....	147
<i>Miguel Cubero, David Moltó, Elena Aparicio-Esteve, Alvaro Hernández, José M. Villadangos, Jesús Ureña</i>	
An Ultra-Low Power Custom IoT Node for Gas Sensing Applications .....	153
<i>Juan Luis Soler-Fernández, Omar Romera, Angel Dieguez, J. Daniel Prades, Oscar Alonso</i>	
Ring Oscillator Circuits in Flexible aIGZO Technology for Biosignal Acquisition.....	159
<i>Alba Páez-Montoro, Javier De Mena Pacheco, Marisa López-Vallejo, Celia López-Ongil, Susana Paton</i>	
Making Digital N-Path Mixers.....	165
<i>Hasan Moussa, Jessica Gonsalves, Estelle Lauga-Larroze, Sana Ibrahim, Florence Podevin, Sylvain Bourdel, Laurent Fesquet</i>	

Sargantana: An Academic SoC RISC-V Processor in 22nm FDSOI Technology .....	170
<i>Max Doblás, Gerard Candón, Xavier Carril, Marc Domínguez, Enric Erra, Alberto González, César Hernández, Víctor Jiménez, Vátsistas Kostalampros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Jonnatan Mendoza, Josep Oltra, Julián Pavón, Cristóbal Ramírez, Narcís Rodas, Enrico Reggiani, Mario Rodríguez, Carlos Rojas, Abraham Ruiz, Hugo Safadi, Víctor Soria, Alejandro Suanes, Iván Vargas, Fernando Arreza, Roger Figueras, Pau Fontova-Musté, Joan Marimon, Ricardo Martínez, Sergio Moreno, Jordi Sacristán, Oscar Alonso, Xavier Aragonés, Adrián Cristal, Angel Diéguez, Manuel López, Diego Mateo, Francesc Moll, Miquel Moretó, Oscar Palomar, Marco A. Ramírez, Francesc Serra-Graells, Nehir Sonmez, Lluís Terés, Osman Unsal, Mateo Valero, Luis Villa</i>	
Comparative Analysis of Neural Network Implementations for NILM Applications .....	176
<i>Jorge Martín, Laura De Diego, Miguel Tapiador, Álvaro Hernández, Rubén Nieto</i>	
Devices and Circuits for HF Applications Based on 2D Materials.....	182
<i>Simon Skrzypczak, Di Zhou, Wei Wei, Dalal Fadil, Dominique Vignaud, Emiliano Pallecchi, Henri Happy</i>	
Low-Power EEGNet-Based Brain-Computer Interface Implemented on an Arduino Nano 33 Sense .....	187
<i>Daniel Enériz, Nicolás Medrano, Belén Calvo, Diego Antolín</i>	
Stochastic Computing-Based On-Chip Training Circuitry for Reservoir Computing Systems .....	192
<i>Fabio Galán, Joan Font-Rosselló, Miquel Roca, Josep L. Rosselló</i>	
Integrated Cuk Inverter for Single-Phase Grid-Tied Photovoltaic System.....	198
<i>Anderson Aparecido Dionizio, Leonardo Poltronieri Sampaio, Sérgio Augusto Oliveira Da Silva</i>	
An Automatic Generator of Non-Power-of-Two SDF FFT Architectures for 5G and Beyond .....	204
<i>Víctor Manuel Bautista, Mario Garrido</i>	
High-Throughput DTW Accelerator with Minimum Area in AMD FPGA by HLS.....	210
<i>Marco Hormigo-Jiménez, Javier Hormigo</i>	
A Compact Double-Exponential Circuit for Single Event Transient Emulation .....	216
<i>Sebastià A. Bota, Salvador Barceló, Gabriel Torrens, Rafel Perelló, Jaume Verd, Iván De Paul, Jaume Segura</i>	
A Simple Power Analysis of an FPGA Implementation of a Polynomial Multiplier for the NTRU Cryptosystem.....	222
<i>Eros Camacho-Ruiz, Santiago Sánchez-Solano, Macarena C. Martínez-Rodríguez, Erica Tena-Sanchez, Piedad Brox</i>	
CMOS Transistor Array for Cryogenic Temperature Characterization of MOS Components .....	228
<i>Jorge Pérez-Bailón, Santiago Celma, Carlos Sánchez-Azqueta</i>	
A 5.2-GS/s 8-Parallel 1024-Point MDC FFT .....	233
<i>Pedro Paz, Mario Garrido</i>	
Study of Foveation Mechanisms in Dynamic Vision Sensors .....	239
<i>Isabel Ortíz-Ramírez, Luis A. Camuñas-Mesa, Bemabé Linares-Barranco, Teresa Serrano-Gotarredona</i>	
HW/SW Implementation of RSA Digital Signature on a RISC-V-Based System-on-Chip.....	245
<i>Apurba Karmakar, Santiago Sánchez-Solano, Macarena C. Martínez-Rodríguez, Piedad Brox</i>	

SoC Architecture for Acquisition and Processing of EMG Signals.....	251
<i>Victor M. Navarro, Rubén Nieto, Pedro R. Fernández, Álvaro Hernández, Antonio J. Del-Ama, Susana Borromeo</i>	
Ethernet Emulation Over PCIe for RISC-V Software Development Vehicles .....	257
<i>David Castells-Rufas, Xavier Martorell, Aleix Roca, Alexander Kropotov, Xavier Teruel, Teresa Cervero, John D. Davis</i>	
GBW Optimization in Two-Stage OTAs Operating in Weak Inversion .....	263
<i>Javier Beloso-Legarra, Antonio Lopez-Martin, Carlos A. De La Cruz, Alfio D. Grasso, Gaetano Palumbo, Salvatore Pennisi</i>	
Timing Requirements on Multi-Processing and Reconfigurable Embedded Systems with Multiple Environments.....	267
<i>Sara Alonso, Jesús Lázaro, Jaime Jiménez, Leire Muguira, Unai Bidarte</i>	

**Author Index**