# 2023 IEEE 32nd Asian Test Symposium (ATS 2023)

Beijing, China 14 – 17 October 2023



**IEEE Catalog Number: CFP23067-POD** ISBN:

979-8-3503-0311-7

## Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP23067-POD

 ISBN (Print-On-Demand):
 979-8-3503-0311-7

 ISBN (Online):
 979-8-3503-0310-0

ISSN: 1081-7735

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



### 2023 IEEE 32nd Asian Test Symposium (ATS)

#### **Table of Contents**

Message from the Chairs
Steering CommitteeII
Organizing CommitteeIII
Program CommitteeIV
TutorialsVI
KeynotesIX
Sponsors XIII
Regular Session 1A: ATPG
Automatic Identification of Functionally Untestable Cell-Aware Faults in
Microprocessors1
Nikolaos I. Deligiannis <sup>1</sup> , Tobias Faller <sup>2</sup> , Iacopo Guglielminetti <sup>3</sup> Riccardo Cantoro <sup>1</sup> , Bernd Becker <sup>2</sup> , and Matteo Sonza
Reorda <sup>1</sup>
<sup>1</sup> Politecnico di Torino, Italy
<sup>2</sup> University of Freiburg, Germany
<sup>3</sup> STMicroelectronics, Italy
Intelligent Automatic Test Pattern Generation for Digital Circuits Based on
Reinforcement Learning
Wenxing Li <sup>1,2</sup> , Hongqin Lyu <sup>3</sup> , Shengwen Liang <sup>1</sup> , Tiancheng Wang <sup>1,2,4</sup> , Pengyu Tian <sup>1,2,4</sup> , and Huawei Li <sup>1,2,4</sup>
<sup>1</sup> Institute of Computing Technology, Chinese Academy of Sciences, China
<sup>2</sup> University of Chinese Academy of Sciences, China
<sup>3</sup> Guizhou University, China
⁴CASTEST Co., Ltd.
A Distributed ATPG System Combining Test Compaction Based on Pure-
MaxSAT
Zhiteng Chao <sup>1,2,3</sup> , Senlin Wang <sup>1,2,3</sup> , Pengyu Tian <sup>1,2,3</sup> , Shuwen Yuan <sup>1,2,3</sup> , Huawei Li <sup>1,2,3</sup> , Jing Ye <sup>1,2,3</sup> , and Xiaowei Li <sup>1,2,3</sup>
Institute of Computing Technology, Chinese Academy of Sciences, China
<sup>2</sup> University of Chinese Academy of Sciences, China
<sup>3</sup> CASTEST Co., Ltd.
Regular Session 1B: Hardware Security
SMASh: A State Encoding Methodology against Attacks on Finite State
<b>Machines</b> 19
Gowthami Konganapalle, Sonali Shukla, and Virendra Singh
IIT Bombay, India

On Enhancing the Security of Streaming Scan Network Architecture
HTrans: Transformer-based Method for Hardware Trojan Detection and Localization
Regular Session 1C: Reliability & Resilience
Reliability Analysis of Approximate Multipliers with Recovery Schemes 37  Tamaki Kozuma, Qilin Wang, Hideyuki Ichihara, and Tomoo Inoue  Hiroshima City University, Hiroshima, Japan
On Tolerating Variations and Faults in Memristor Crossbar Based Neural Network Accelerators by Network Expansion and Weight Zeroing
On detecting and defending AdvDrop Adversarial Attacks by Image Blurring and Adaptive Noising
Regular Session 2A: Error & Fault Tolerance
Advanced DICE based Triple-Node-Upset Recovery Latch with Optimized  Overhead for Space Applications
A Low-Delay Quadruple-Node-Upset Self-Recoverable Latch Design
Regular Session 2B: Design & Test for Non-Volatile Memories
Characterization and Test of Intermittent Over RESET in RRAMs
<sup>4</sup> CognitiveIC, The Netherlands

Device aware diagnosis for unique defects in STT-MRAMs
<sup>3</sup> CognitiveIC, The Netherlands
A High-Performance and P-type FeFET-Based Non-Volatile Latch
Regular Session 3A: Fault Diagnosis
Improve volume physical-aware diagnosis via active pattern sampling
Fault Diagnosis of Analog Circuits Based on Multi-Scale 1D Convolutional Neural Network
Enhancing Defect Diagnosis and Localization in Wafer Map Testing through Weakly Supervised Learning
<sup>3</sup> Ehime University, Japan <sup>4</sup> Kyushu Institute of Technology, Japan
Regular Session 3B: Software and System Reliability
Survey on Traffic Flow-based Autonomous Driving Simulation Tests
ECSAS: Exploring Critical Scenarios from Action Sequence in Autonomous
Driving  106  Shuting Kang <sup>1,2</sup> , Heng Guo <sup>1,2</sup> , Peng Su <sup>3</sup> , Lijun Zhang <sup>2</sup> , Guangzhen Liu <sup>2</sup> , Yunzhi Xue <sup>2</sup> , and Yanjun Wu <sup>2</sup> <sup>1</sup> University of Chinese Academy of Sciences, China <sup>2</sup> Institute of Software, Chinese Academy of Sciences, China <sup>3</sup> Royal Institute of Technology (KTH), Sweden

Software Fault Localization based on Combining Information Retrieval and Mutation Analysis
Beijing Information Science and Technology University, China
Regular Session 4A: Reliable Systems & Networks
Enabling Inter-Product Transfer Learning on MCU Performance Screening 118 Nicolò Bellarmino¹, Riccardo Cantoro¹, Martin Huch², Tobias Kilian²,³, Ulf Schlichtmann³, and Giovanni Squillero¹ ¹Politecnico di Torino, Italy ²Infineon Technologies AG, Germany ³Technical University of Munich, Germany
Adversarial Testing: A Novel On-line Testing Method for Deep Learning
Processors  124  Wen Li¹, Ying Wang²,³, Kaiwei Zou⁴, Huawei Li²,³,⁵, and Xiaowei Li²,³,⁵  ¹Shanxi University, China  ²Institute of Computing Technology, Chinese Academy of Sciences, China ³University of Chinese Academy of Sciences, China  ⁴Tsinghua University, China  ⁵CASTEST Co., Ltd.
Optimizing the Streaming of Sensor Data with Approximate Communication
Regular Session 4B: Simulation and Debug
Fault Simulation Acceleration Based on ARM Multi-core CPU Architecture136 Shijie Ye, Yunju Liu, Liuzheng Wang, Huiling Zhen, Weiming Zhang, and Yu Huang HiSilicon Technologies Co. Ltd.
FPGA-Based Cross-Hardware MBU Emulation Platform for Layout-Level Digital VLSI
Signal Reduction of Signature Blocks for Transient Fault Debugging
Regular Session 5A: Design Verification
Template-based and Coverage-Guided Verification Instruction Set Automatic  Generation Method for DSP Chip

Institute of Automation, Chinese Academy of Sciences, China
MMFuzz: Towards Enhancing RTL Fuzz Testing using Metric Feedbacks based on Markov Chain
A Case Study on Formally Verifying an Open-source Deep Learning Accelerator  Design
Regular Session 6A: Attacks and Defense
Side-channel Attacks on Memristive Circuits Under External Disturbances 171 Li-Wei Chen <sup>1</sup> , Xianyue Zhao <sup>2,3</sup> , Ziang Chen <sup>2,3</sup> , Nan Du <sup>2,3</sup> , and Ilia Polian <sup>1</sup> <sup>1</sup> University of Stuttgart Stuttgart, Germany <sup>2</sup> Friedrich Schiller University, Germany <sup>3</sup> Institute of Photonic Technology (IPHT), Germany
ClearLock: Deterring Hardware Reverse Engineering Attacks in a White-box
Leon Li and Alex Orailoglu University of California, U.S.A.
An Empirical Study of the Inherent Resistance of Knowledge Distillation Based Federated Learning to Targeted Poisoning Attacks
Special Session 3C: Security of Processors  Verifying RISC-V Privilege Transition Integrity Through Symbolic Execution
Shibo Tang¹, Jiacheng Zhu, Yifei Gao¹, Jing Zhou², Dejun Mu¹, and Wei Hu¹ ¹Northwestern Polytechnical University Xi'an China ²Beijing Microelectronics Technology Institute, China
Security Verification of RISC-V System Based on ISA Level Information Flow Tracking
<sup>2</sup> Northwestern Polytechnical University, China

Beijing University of Chemical Technology, China

A Comparison Study of the Compatibility Approaches for SGX Enclaves201  Jinhua Cui¹, Yiyun Ying¹, Zhiping Cai³, and Jiliang Zhang¹,2,3  ¹Hunan University, China  ²Quanzhou-Hunan University, China  ³National University of Defense Technology, China
Special Session 5B: Security & Fault Tolerance
A Portable Hardware Trojan Detection using Graph Attention Networks207 Han Zhang, Yinhao Zhou, and Ying Li Institute of Microelectronics, Chinese Academy of Sciences, China
A Covert Attack Method against FPGA Clouds
A survey on fault-tolerance methods for SRAM-based FPGAs in radiation
environments
Special Session 6B: Encryption & Cryptography
A Logic Encryption-enhanced PUF Architecture to Deceive Machine Learning-based Modeling Attacks
Configurable and High-level Pipelined Lattice-based Post Quantum Cryptography Hardware Accelerator Design
<sup>5</sup> Binary Semi.Co. Ltd.
A template attack on reduction without reference device on Kyber
5Rock-Solid Security Lab, Fiberhome
<sup>6</sup> Hohai University, China

### Industry Session 2C: On Automotive Testing

Organizers: Yu Huang HiSilicon Technologies Co. Ltd.	
Comprehensive Automotive Testing by GWX	243
Fan Yang	
GWX Technologies Co. Ltd.	
Automotive Turnkey Test Solution	243
Tedder Meng	
YiChip Micro Co. Ltd.	
Requirements of Automotive Chip Design and DFT Implementation	243
Industry Session 4C: DFT on AI Chips	
Organizers: Yu Huang HiSilicon Technologies Co. Ltd.	
Streaming Scan Network	244
Junna Zhong	
Siemens EDA	
How To Manage DFx For AI	244
Iris Ma	
Enflame Technology	
DFT Challenges in GPU Designs	244
Hailong Li	
Moore Threads	