

# **2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC 2023)**

**Dubai, United Arab Emirates  
16-18 October 2023**



**IEEE Catalog Number: CFP23LSI-POD  
ISBN: 979-8-3503-2600-0**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23LSI-POD
ISBN (Print-On-Demand):	979-8-3503-2600-0
ISBN (Online):	979-8-3503-2599-7
ISSN:	2324-8432

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## Table of Contents

Soft Error Immune with Enhanced Critical Charge SIC14T SRAM Cell for Avionics Applications .....	1
<i>Sagheer Ahmed, Jayesh Ambulkar, Debabrata Mondal and Ambika Prasad Shah</i>	
Hardware Implementation and Evaluation of an Information Processing Factory .....	7
<i>Walaa Amer, Mariam Rakka, Rachid Karami, Minjun Seo, Mazen Saghir, Rouwaida Kanj and Fadi Kurdahi</i>	
On the Realibility of RRAM-Based Neural Networks .....	13
<i>Hassen Aziza, Cristian Zambelli, Said Hamdioui, Sumit Diware, Rajendra Bishnoi and Anteneh Gebregiorgis</i>	
Synthesis of SFQ Circuits with Compound Gates .....	21
<i>Rassul Bairamkulov, Alessandro Tempia Calvino and Giovanni De Micheli</i>	
Zero-Trust Communication between Chips .....	27
<i>Kais Belwafi, Hamdan Alshamsi, Ashfaq Ahmed and Abdulhadi Shoufan</i>	
A Novel Approach to Extract Embedded Memory Design Parameter Through Irradiation Test .....	32
<i>Paolo Bernardi, Giorgio Insinga and Nima Kolahimahmoudi</i>	
Noise modeling using look-up tables and DC measurements for cryogenic applications ....	38
<i>Giovani Crasby Britton Orozco, Estelle Lauga-Larroze, Salvador Mir, Philippe Galy, Benjamin Dormieu, Quentin Berlingard and Mickael Casse</i>	
Sparsity Controllable Hyperdimensional Computing for Genome Sequence Matching Acceleration .....	44
<i>Hanning Chen, Yeseong Kim, Elaheh Sadredini, Saransh Gupta, Hugo Latapie and Mohsen Imani</i>	
An Energy-Efficient and Area-Efficient Depthwise Separable Convolution Accelerator with Minimal On-Chip Memory Access .....	50
<i>Yi Chen, Jie Lou, Christian Lanius, Florian Freye, Johnson Loh and Tobias Gemmeke</i>	
An Evaluation and Architecture Exploration Engine for CNN Accelerators through Extensive Dataflow Analysis .....	56
<i>Shan-Hui Chou, Ting-Yun Hsiao, Jing-Yang Jou and Juinn-Dar Huang</i>	
Towards Robust Process Design Kits with a Scalable DevOps Quality Assurance Platform	62
<i>Anton Datsuk, Philip Ostrovskyy, Frank Vater, Christian Wieden and Anton Datsuk</i>	
A RISC-V SoC with Hardware Trojans: Case Study on Trojan-ing the On-Chip Protocol Conversion .....	68
<i>Suman Deb, Anupam Chattopadhyay and Avi Mendelson</i>	
A 16-bit Floating-Point Near-SRAM Architecture for Low-power Sparse Matrix-Vector Multiplication .....	74
<i>Gregoire Eggermann, Marco Rios, Giovanni Ansaloni, Sani Nassif and David Atienza</i>	
Look before you leap: An Access-based Prudent Page Migration for Hybrid Memories ....	80
<i>Aishwarya Gupta, Aswathy N S and Hemangee K. Kapoor</i>	

Hardware Security Analysis of Arbiters: Trojan Modeling and Formal Verification . . . . .	86
<i>Hala Ibrahim, Haytham Azmi, M. Watheq El-Kharashi and Mona Safar</i>	
Bi-Directional Time Domain Duplexing (TDD) Amplifier for 5G Applications . . . . .	92
<i>Shahid Jamil, Muhammad Usman, Jawad Shakil, Jafar Hussain and Rashad Ramzan</i>	
Accelerating Large Kernel Convolutions with Nested Winograd Transformation . . . . .	98
<i>Jingbo Jiang, Xizi Chen and Chi-Ying Tsui</i>	
A Two-Layer Connected Component Algorithm for Target Extraction Using K-means and Morphology . . . . .	104
<i>Dheemanth Joshi, Aniket Gangotri, Sai Pranay Chennamsetti, Gautham Bolar, Ganesan Thiagarajan and Sanjeev Gurugopinath</i>	
Memory-based computing for energy-efficient AI: Grand challenges . . . . .	110
<i>Foroozan Karimzadeh, Mohsen Imani, Bahar Asgari, Ningyuan Cao, Yingyan Lin and Yan Fang</i>	
Post-Quantum, Order-Preserving Encryption for the Confidential Inference in Decision Trees: FPGA Design and Implementation . . . . .	118
<i>Rupesh Karn, Kashif Nawaz and Ibrahim Elfadel</i>	
Efficient, Error-Resistant NTT Architectures for CRYSTALS-Kyber FPGA Accelerators . . . . .	124
<i>Safiullah Khan, Ayesha Khalid, Ciara Rafferty, Yasir Ali Shah, Maire O'Neill, Wai Kong Lee and Seong Oun Hwang</i>	
Efficient Design-Time Flexible Hardware Architecture for Accelerating Homomorphic Encryption . . . . .	130
<i>Emre Koçer, Can Ayduman, Selim Kirbiyik, Ahmet Can Mert and Erkay Savaş</i>	
Frontiers in AI Acceleration: From Approximate Computing to FeFET Monolithic 3D Integration . . . . .	137
<i>Shubham Kumar, Paul R. Genssler, Somaya Mansour, Yogesh Singh Chauhan and Hussam Amrouch</i>	
A Unity Feedback Length-Extend Delta-Sigma Modulator for Fractional-N Frequency Synthesizer . . . . .	143
<i>Junjie Li, Youming Zhang, Yunqi Cao, Xusheng Tang and Fengyi Huang</i>	
Optimized Quantum Circuit Implementation of Payoff Function . . . . .	147
<i>Sejin Lim, Hyunjun Kim, Kyungbae Jang, Siyi Wang, Anubhab Baksi, Anupam Chattopadhyay and Hwajeong Seo</i>	
Analyzing the Impact of Different Real Number Formats on the Structural Reliability of TCUs in GPUs . . . . .	153
<i>Robert Alexander Limas Sierra, Juan David Guerrero Balaguera, Josie Esteban Rodriguez Condia and Matteo Sonza Reorda</i>	
ADaMaT: Towards an Adaptive Dataflow for Maximising Throughput in Neural Network Inference . . . . .	159
<i>Imlijungla Longchar and Hemangee Kapoor</i>	
FeFET based Logic-in-Memory design methodologies, tools and open challenges . . . . .	165
<i>Cédric Marchand, Alban Nicolas, Paul-Antoine Matrangolo, David Navarro, Alberto Bosio and Ian O'Connor</i>	

Modeling and Analysis of SRAM PUF Bias Patterns in 14nm and 7nm FinFET Technology Nodes.....	171
<i>Shayesteh Masoumian, Roel Maes, Rui Wang, Karthik Keni Yerriswamy, Geert-Jan Schrijen, Said Hamdioui and Mottaqiallah Taouil</i>	
REMOTE: Re-thinking Task Mapping on Wireless 2.5D Systems-on-Package for Hotspot Removal.....	177
<i>Rafael Medina Morillas, Darong Huang, Giovanni Ansaloni, Marina Zapater and David Atienza</i>	
Method for Data-Driven Pruning in Micropipeline Circuits .....	183
<i>Cristiano Merio, Xavier Lesage, Ali Naimi, Sylvain Engels, Katell Morin-Allory and Laurent Fesquet</i>	
Compute-In-Place Serial FeRAM: Enhancing Performance, Efficiency and Adaptability in Critical Embedded Systems.....	189
<i>Jean-Philippe Noel, Emanuele Valea, Laurent Grenouillet, Bastien Chapuis, Clément Fisher, Arnaud Recoquillay and Bastien Giraud</i>	
A Self-Calibrated Activation Neuron Topology for Efficient Resistive-Based In-Memory Computing.....	195
<i>Omar Numan, Martin Andraud and Kari Halonen</i>	
Mapping of CNNs on multi-core RRAM-based CIM architectures.....	201
<i>Rebecca Pelke, Nils Bosbach, Jose Cubero, Felix Staudigl, Rainer Leupers and Jan Moritz Joseph</i>	
Reconfigurable Rectifier for RF Energy Harvesting System at WiFi-6 Frequency Band for 2.5 V .....	207
<i>Mouli Venkata Prakash Pittala, Aditya Kalyani and Nagaveni S</i>	
PR-PUF: A Reconfigurable Strong RRAM PUF.....	213
<i>Gokulnath Rajendran, Furqan Zahoor, Simranjeet Singh, Farhad Merchant, Vikas Rana and Anupam Chattopadhyay</i>	
SoftFlow: Automated HW-SW Confidentiality Verification for Embedded Processors .....	219
<i>Lennart M. Reimann, Jonathan Wiesner, Dominik Sisejkovic, Farhad Merchant and Rainer Leupers</i>	
On Protecting IJTAG using an Inherently Secure SIB.....	225
<i>Anjum Riaz, Gaurav Kumar, Pardeep Kumar, Yamuna Prasad and Satyadev Ahlawat</i>	
FPGA-implementation techniques to efficiently test application readiness of mixed-signal products.....	231
<i>Gabriel Rutsch, Konrad Maier and Wolfgang Ecker</i>	
TRAPDOOR: Repurposing neural network backdoors to detect dataset bias in machine learning-based genomic analysis.....	237
<i>Esha Sarkar, Constantine Doumanidis and Michail Maniatakos</i>	
3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect	243
<i>Solomon Micheal Serunjogi and Mihai Sanduleanu</i>	

A Bondwire Inductor Based Flash ADC Assisted DC-DC Buck Converter .....	247
<i>Muhammad Jawad Shakil, Uzair Ahmad, Jafar Hussain, Hassan Saif and Rashad Ramzan</i>	
A Deterministic Parallel Routing Approach for Accelerating Pathfinder-based Algorithms.	253
<i>Umair F. Siddiqi, Gary Grewal and Shawki M. Areibi</i>	
A Steep Slope Sub-10nm Armchair Phosphorene Nanoribbon FET with Intrinsic Cold Contact .....	259
<i>Jawar Singh and Ankit Sirohi</i>	
Optimizing Constrained-Modulus Barrett Multiplier for Power and Flexibility .....	265
<i>Deepraj Soni, Mohammed Nabeel Thari Moopan, Ramesh Karri and Michail Maniatakos</i>	
Dynamic Scheduling for Event-Driven Embedded Industrial Applications .....	271
<i>Hossein Taji, José Miranda, Miguel Peon Quiros, Szabolcs Balasi and David Atienza</i>	
Integrated Dynamic Memory Manager for a RISC-V Processor .....	277
<i>Chun-Jen Tsai, Chun Wei Chao and Sheng-Di Hong</i>	
Reducing Depth of Quantum Adder using Ling Structure.....	282
<i>Siyi Wang and Anupam Chattopadhyay</i>	
Gain Enhancement of Antenna-on-Chip at 94 GHz with an Integrated Artificial Magnetic Conductor for 6G System-on-Chip.....	288
<i>Yiyang Yu and Atif Shamim</i>	
Dynamic Digital Circuit Locking (DDCL): A Shield against Static Analysis Attacks .....	293
<i>Ye Ziyang and Makoto Ikeda</i>	
FlexPipe: Fast, Flexible and Scalable Packet Processing for High-Performance SmartNICs	299
<i>Klajd Zyla, Marco Liess, Thomas Wild and Andreas Herkersdorf</i>	