2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2023)

Juan-Les-Pins, France
3-5 October 2023

IEEE

IEEE Catalog Number: CFP23078-POD
ISBN: 979-8-3503-1501-1

Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23078-POD
ISBN (Print-On-Demand):	979-8-3503-1501-1
ISBN (Online):	979-8-3503-1500-4
ISSN:	2576-1501

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Fault Secured JPEG-Codec Hardware Accelerator with Piracy Detective Control Using Secure Fingerprint Template 1
Rahul Chaurasia, Abhinav Reddy Asireddy, Anirban Sengupta

EnSAFe: Enabling Sustainable SoC Security Auditing Using eFPGA-Based Accelerators 7
Mridha Md Mashahedur Rahman, Shams Tarek, Kimia Zamiri Azar, Farimah Farahmandi

Improving the Detection of Hardware Trojan Horses in Microprocessors Via Hamming Codes 13
Alessandro Palumbo, Luca Cassano, Pedro Reviriego, Marco Ottavi

Built-In Software Obfuscation for Protecting Microprocessors Against Hardware Trojan Horses 19
Alessandro Palumbo, Marco Ottavi, Luca Cassano

On Attacking Scan-Based Logic Locking Schemes 25
Govind Rajhans Jadhav, Sonali Shukla, Virendra Singh

An Efficient Security Closure Methodology for EM-Based Attacks on Power Grid Structures 29
Alexandra Takou, Pavlos Stoikos, Moysis Moysis, George Floros, Nestor Evmorfopoulos, George Stamoulis

A Self Aware Security Approach for Real Time Neural Network Applications from Row Hammer Attacks in Multi FPGA Multi User Environment 33
Krishnendu Guha, Gouriprasad Bhattacharyya

An Evaluation of a Testability Measure for State Assignment to Estimate Transition Fault Coverage for Controllers 37
Toshinori Hosokawa, Kyohei IIzuka, Masayoshi Yoshimura

A Block Partitioning Method for Region Exhaustive Test to Reduce the Number of Test Patterns and Improve Gate Exhaustive Fault Coverage 43
Momona Mizota, Toshinori Hosokawa, Masayoshi Yoshimura, Masayuki Arai

Evaluating the Impact of Aging on Path-Delay Self-Test Libraries 49
Riccardo Cantoro, Sandro Sartoni, Matteo Sonza Reorda, Lorena Anghel, Michele Portolan

An Evaluation of Estimated Field Random Testability for Data Paths at Register Transfer Level Using Status Signal Sequences Based on k-Consecutive State Transitions for Field Testing 56
Yudai Toyooka, Haruki Watanabe, Toshinori Hosokawa, Masayoshi Yoshimura

Black-Box IP Validation with the SafeTI Traffic Injector: A Success Story 62
Francisco Fuentes, Sergi Alcaide, Raimon Casanova, Jaume Abella

Partial Triple Modular Redundancy Method for Fault-Tolerant Circuit Based on HITS Algorithm 66
Yu Xie, Wen-Yue Yu, Ning Zhang, He Chen, Yi-Zhuang Xie

Gradient Descent Iterative Correction Unit for Fixed Point Parity Based Codes 70
Oana Boncalo, Alexandru Amaricai

Analyzing the Reliability of Alternative Convolution Implementations for Deep Learning Applications 74
Cristiana Bolchini, Luca Cassano, Antonio Miele, Alessandro Nazzari, Dario Passarello

Uncovering Hidden Vulnerabilities in CNNs Through Evolutionary-Based Image Test Libraries 80
V. Turco, A. Ruospo, G. Gavarini, E. Sanchez, M. Sonza Reorda

Investigating the Effect of Approximate Multipliers on the Resilience of a Systolic Array DNN Accelerator 86
Salvatore Pappalardo, Ali Piri, Annachiara Ruospo, Ian O'Connor, Bastien Deveautour, Ernesto Sanchez, Alberto Bosio

Analysis and Improvement of Resilience for Long Short-Term Memory Neural Networks 92
Mohammad Hasan Ahmadilivani, Jaan Raik, Masoud Daneshtalab, Alar Kuusik

Highly Efficient Layered Syndrome-Based Double Error Correction Utilizing Current Summing in RRAM Cells to Simplify Decoder 96
Shruti Dutta, Sai Charan Rachamadugu Chinni, Abhishek Das, Nur A. Touba

DDSR: An Online GPGPU Instruction Decoder Error Detecting and Correcting Architecture 100
Raghunandana K K, Yogesh Prasad K R, M. Sonza Reorda, Virendra Singh

Image Degradation in Time Due to Interacting Hot Pixels 106
Glenn H. Chapman, Klinsmann J. Coelho Silva Menes, Li-Yu Wu, Israel Koren, Zahava Koren

An Estimation Method of Defect Types Using Artificial Neural Networks and Fault Detection Information 112
Natsuki Ota, Toshinori Hosokawa, Koji Yamazaki, Yukari Yamauchi, Masayuki Arai

An Efficient High-Volume Production Performance Screening Using On-Chip Ring Oscillators 118
Tobias Kilian, Abhishek Sengupta, Daniel Tille, Martin Huch, Ulf Schlichtmann

X Ray Nanoprobe for Fault Attacks and Circuit Edits on 28-Nm Integrated Circuits 124
S. Bouat, S. Anceau, L. Maingault, J. Clédière, L. Salvo, R. Tucoulou

Simulation Methodology for Assessing X-Ray Effects on Digital Circuits 130
Nasr-Eddine Ouldei Tebina, Nacer-Eddine Zergainoh, Guillaume Hubert, Paolo Maistri

Characterization of a Fault-Tolerant RISC-V System-on-Chip for Space Environments 136
Douglas A. Santos, André M. P. Mattos, Douglas R. Melo, Luigi Dilillo

Implementation and Reliability Evaluation of a RISC-V Vector Extension Unit 142
Carolina Imianosky, Douglas A. Santos, Douglas R. Melo, Felipe Viee, Luigi Dilillo

Hardening a Real-Time Operating System for a Dependable RISC-V System-on-Chip 148
Benjamin W. Mezger, Douglas A. Santos, Luigi Dilillo, Douglas R. Melo

Challenges in Machine Learning Techniques to Estimate Reliability from Transistors to Circuits 154
Victor M. Van Santen, Florian Klemme, Paul R. Genssler, Hussam Amrouch

On-Chip Sensors Data Collection and Analysis for SoC Health Management 160
Konstantin Shibin, Maksim Jenihhin, Artur Jutman, Sergei Devadze, Anton Tsertov

A Machine Learning-Driven EDAC Method for Space-Application Memory 166
Junchao Chen, Marko Andjelkovic, Milos Krstic, Vargas Fabian Luis

Testing and Reliability of Spiking Neural Networks: A Review of the State-Of-the-Art 172
Haralampos-G. Stratigopoulos, Theofilos Spyrou, Spyridon Raptis

On the Resilience of Representative and Novel Data Formats in CNNs 180
G. Gavarini, A. Ruospo, E. Sanchez

Neutron Radiation Tests of the NEORV32 RISC-V SoC on Flash-Based FPGAs 186
Kevin Böhmer, Bruno Forlin, Carlo Cazzaniga, Paolo Rech, Gianluca Furano, Nikolaos Alachiotis, Marco Ottavi

Accurate Soft Error Rate Evaluation Using Event-Driven Dynamic Timing Analysis 192
Georgios-Ioannis Paliaroutis, Pelopidas Tsoumanis, Dimitrios Garyfallou, Anastasis Vagenas, Nestor Evmorfopoulos, George Stamoulis

Towards a Comprehensive SET Analysis Flow for VLSI Circuits Using Static Timing Analysis 198
Christos Georgakidis, Dimitris Valiantzas, Stavros Simoglou, Iordanis Lilitsis, Nikolaos Chatzivangelis, Ilias Golfos, Marko Andjelkovic, Christos Sotiriou, Milos Krstic

On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks 204
Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Aggelos Pikrakis, Mihalis Psarakis, David Hely

QuardTropy: Detecting and Quantifying Unauthorized Information Leakage in Hardware Designs Using G-Entropy 210
Hasan Al Shaikh, Mohammad Bin Monjil, Kimia Zamiri Azar, Farimah Farahmandi, Mark Tehranipoor, Fahim Rahman

SASL-JTAG: A Light-Weight Dependable JTAG 216
Senling Wang, Shaoqi Wei, Jun Ma, Hiroshi Kai, Yoshinobu Higami, Hiroshi Takahashi, Akihiro Shimizu, Xiaoqing Wen, Tianming Ni

A Low-Cost Hardware Accelerator for CCSDS 123 Lossless Hyperspectral Image Compression 222
Wesley Grignani, Douglas A. Santos, Luigi Dilillo, Felipe Viel, Douglas R. Melo

RC-IJTAG: A Methodology for Designing Remotely-Controlled IEEE 1687 Scan Networks 228
Payam Habiby, Sebastian Huhn, Rolf Drechsler

Iterative Mitigation of Insecure Resource Sharing Produced by High-Level Synthesis 234
Zahin Ibnat, Hadi Mardani Kamali, Farimah Farahmandi

Exploration of System-On-Chip Secure-Boot Vulnerability to Fault-Injection by Side-Channel Analysis 240
Clément Fanjas, Driss Aboulkassimi, Simon Pontié, Jessy Clédière

Testing of Computing-In Memories: Faults, Test Algorithms, and Design-for-Testability 246
Jin-Fu Li

Reliability of Computing-In-Memories: Threats, Detection Methods, and Mitigation Approaches 252
Yu-Guang Chen, Ying-Jing Tsai

Hardware Trojans of Computing-In-Memories: Issues and Methods 258
Shih-Hsu Huang, Wei-Che Cheng, Jin-Fu Li

Author Index