

# **2023 33rd International Conference on Field-Programmable Logic and Applications (FPL 2023)**

**Gothenburg, Sweden  
4-8 September 2023**



**IEEE Catalog Number: CFP23623-POD  
ISBN: 979-8-3503-4152-2**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

**\*\*\* *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23623-POD
ISBN (Print-On-Demand):	979-8-3503-4152-2
ISBN (Online):	979-8-3503-4151-5
ISSN:	1946-147X

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

# **2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)**

## **FPL 2023**

### **Table of Contents**

Preface .....	xiii
Conference Committees .....	xiv
Keynotes .....	xix
Sponsors .....	xxiv

### **Session 1 - Tools I**

Compiler Discovered Dynamic Scheduling of Irregular Code in High-Level Synthesis .....	1
<i>Robert Szafarczyk (University of Glasgow, UK), Syed Waqar Nabi (University of Glasgow, UK), and Wim Vanderbauwhede (University of Glasgow, UK)</i>	
Fortran High-Level Synthesis: Reducing the Barriers to Accelerating HPC Codes on FPGAs .....	10
<i>Gabriel Rodriguez-Canal (The University of Edinburgh), Nick Brown (The University of Edinburgh), Tim Dykes (HPC/AI EMEA Research Lab, Hewlett Packard Enterprise), Jess Jones (HPC/AI EMEA Research Lab, Hewlett Packard Enterprise), and Utz-Uwe Haus (HPC/AI EMEA Research Lab, Hewlett Packard Enterprise)</i>	
An Open-Source Framework for Efficient Numerically-Tailored Computations .....	19
<i>Louis Ledoux (Universitat Politcnica de Catalunya (UPC)) and Marc Casas (Universitat Politcnica de Catalunya (UPC))</i>	

### **Session 2 - Hardware for Deep Learning**

HPTA: A High Performance Transformer Accelerator Based on FPGA .....	27
<i>Yuntao Han (Tianjin University, China) and Qiang Liu (Tianjin University, China)</i>	
HyperGRAF: Hyperdimensional Graph-Based Reasoning Acceleration on FPGA .....	34
<i>Hanning Chen (University of California, Irvine, USA), Ali Zakeri (University of California, Irvine, USA), Fei Wen (Texas A&amp;M University, USA), Hamza Errahmouni Barkam (University of California, Irvine, USA), and Mohsen Imani (University of California, Irvine, USA)</i>	

An Efficient Sparse LSTM Accelerator on Embedded FPGAs with Bandwidth-Oriented Pruning .....	42
<i>Shiqing Li (Nanyang Technological University, Singapore), Shien Zhu      (Nanyang Technological University, Singapore), Xiangzhong Luo (Nanyang      Technological University, Singapore), Tao Luo (Institute of High      Performance Computing, Agency for Science Technology and Research      (A*STAR), Singapore), and Weichen Liu (Nanyang Technological      University, Singapore)</i>	
Token Packing for Transformers with Variable-Length Inputs .....	49
<i>Tiandong Zhao (University of California, Los Angeles, USA), Siyuan      Miao (University of California, Los Angeles, USA), Shaoqiang Lu      (Eastern Institute of Advanced Study, China), Jialin Cao (Fudan      University, China), Jun Qiu (Southeast University, China), Xiao Shi      (Southeast University, China), Kun Wang (Fudan University, China), and      Lei He (Eastern Institute of Advanced Study, China; University of      California, Los Angeles, USA)</i>	

## Session 3 - Tools 2

Titan 2.0: Enabling Open-Source CAD Evaluation with a Modern Architecture Capture .....	57
<i>Kimia Talaei Khoozani (University of Toronto, Canada), Arash Ahmadian      Dehkordi (University of Toronto, Canada), and Vaughn Betz (University      of Toronto, Canada)</i>	
SPADES: A Productive Design Flow for Versal Programmable Logic .....	65
<i>Tan Nguyen (UC Berkeley), Zachary Blair (AMD), Stephen Neuendorffer      (AMD), and John Wawrzynek (UC Berkeley)</i>	
VPR-Gym: A Platform for Exploring AI Techniques in FPGA Placement Optimization .....	72
<i>Ruichen Chen (University of Alberta, Canada), Shengyao Lu (University      of Alberta, Canada), Mohamed A. Elgammal (University of Toronto,      Canada), Peter Chun (University of Alberta, Canada), Vaughn Betz      (University of Toronto, Canada), and Di Niu (University of Alberta,      Canada)</i>	
Automated Masking of FPGA-Mapped Designs .....	79
<i>Nicolai Müller (Ruhr University Bochum, Germany), Sergej Meschkov      (Karlsruhe Institute of Technology, Germany), Dennis R. E. Gnad      (Karlsruhe Institute of Technology, Germany), Mehdi B. Tahoori      (Karlsruhe Institute of Technology, Germany), and Amir Moradi (Ruhr      University Bochum, Germany)</i>	
fpgaHART: A Toolflow for Throughput-Oriented Acceleration of 3D CNNs for HAR onto FPGAs ..	86
<i>Petros Toupas (Imperial College London; Information Technologies      Institute, Centre of Research and Technology Hellas), Christos-Savvas      Bouganis (Imperial College London), and Dimitrios Tzovaras      (Information Technologies Institute, Centre of Research and Technology      Hellas)</i>	

## Session 4 - Applications

Co-ViSu: a Video Super-Resolution Accelerator Exploiting Codec Information Reuse .....	93
<i>Haishuang Fan (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Jiangya Wu (Institute of Computing Technology, Chinese Academy of Sciences), Wenyan Lu (Institute of Computing Technology, Chinese Academy of Sciences), Xiaowei Li (Institute of Computing Technology, Chinese Academy of Sciences), and Guihai Yan (Institute of Computing Technology, Chinese Academy of Sciences)</i>	

FSSD: FPGA-Based Emulator for SSDs .....	101
<i>Luyang Yu (University of Illinois Urbana-Champaign), Yizhen Lu (University of Illinois Urbana-Champaign), Meghna Mandava (University of Illinois Urbana-Champaign), Edward Richter (University of Illinois Urbana-Champaign), Vikram Sharma Mailthody (NVIDIA), Seung Won Min (University of Illinois Urbana-Champaign), Wen-mei Hwu (University of Illinois Urbana-Champaign), and Deming Chen (University of Illinois Urbana-Champaign)</i>	

## Session 5 - Configurable Architectures

FPGA Processor In Memory Architectures (PIMs): Overlay or Overhaul ? .....	109
<i>MD Arafat Kabir (University of Arkansas), Ehsan Kabir (University of Arkansas), Joshua Hollis (University of Arkansas), Eli Levy-Mackay (University of Arkansas), Atiyehsadat Panahi (Cadence Design Systems), Jason Bakos (University of South Carolina), Miaoqing Huang (University of Arkansas), and David Andrews (University of Arkansas)</i>	

Pipeline Balancing for Integrated Mapping in High Performance Spatial Programmable Architecture .....	116
<i>Pengyu Liu (Shanghai Jiao Tong University, China), Zihan Zhang (Shanghai Jiao Tong University, China), Chen Yin (Shanghai Jiao Tong University, China), Liyan Chen (Shanghai Jiao Tong University, China), Jianfei Jiang (Shanghai Jiao Tong University, China), Qin Wang (Shanghai Jiao Tong University, China), Zhigang Mao (Shanghai Jiao Tong University, China), and Naifeng Jing (Shanghai Jiao Tong University, China)</i>	

Efficient Resource Scheduling for Runtime Reconfigurable Systems on FPGAs .....	123
<i>Shaden Alismail (The University of Manchester, UK; Imam Mohammad Ibn Saud Islamic University, Saudi Arabia) and Dirk Koch (The University of Manchester, UK; Heidelberg University, Germany)</i>	

Tear Down The Wall: Unified and Efficient Intra- and Inter-Cluster Routing for FPGAs .....	130
<i>Amin Mohaghegh (University of Toronto, Canada) and Vaughn Betz (University of Toronto, Canada)</i>	

## Session 6 - Numerical Analysis

Multiple Constant Multiplication: From Target Constants to Optimized Pipelined Adder Graphs .....	137
<i>Garcia Rémi (Nantes Université, France) and Volkova Anastasia (Nantes Université, France)</i>	

Optimization Techniques for Hestenes-Jacobi SVD on FPGAs .....	144
<i>Lukas Stasytis (Technical University of Darmstadt, Germany) and Zsolt István (Technical University of Darmstadt, Germany)</i>	
Accelerating SpMV on FPGAs Through Block-row Compress: A Task-Based Approach .....	151
<i>José Oliver (Barcelona Supercomputing Center; Universitat Politècnica de Catalunya, Spain), Carlos Álvarez (Barcelona Supercomputing Center; Universitat Politècnica de Catalunya, Spain), Teresa Cervero (Barcelona Supercomputing Center, Spain), Xavier Martorell (Barcelona Supercomputing Center; Universitat Politècnica de Catalunya, Spain), John D. Davis (Barcelona Supercomputing Center, Spain), and Eduard Ayguadé (Barcelona Supercomputing Center; Universitat Politècnica de Catalunya, Spain)</i>	
MSDF-SGD: Most-Significant Digit-First Stochastic Gradient Descent for Arbitrary-Precision Training .....	159
<i>Changjun Song (Southeast University, China), Yongming Tang (Southeast University, China), Jiyuan Liu (Southeast University, China), Sige Bian (Southeast University, China), Danni Deng (Southeast University, China), and He Li (Southeast University, China)</i>	

## Session 7 - Hardware Accelerators

DiAD- Distributed Acceleration for Datacenter FPGAs .....	166
<i>Joshua Lant (University of Manchester, UK), Emmanouil Skordalakis (University of Manchester, UK), Kyriakos Paraskevas (University of Manchester, UK), William B. Tomis (University of Manchester, UK), Mikel Luján (University of Manchester, UK), and John Goodacre (University of Manchester, UK)</i>	
FPGA Acceleration of Rotation in Homomorphic Encryption Using Dynamic Data Layout .....	174
<i>Yang Yang (University of Southern California), Weihang Long (Tsinghua University), Rajgopal Kannan (DEVCOM Army Research Lab), and Viktor K. Prasanna (University of Southern California)</i>	
FPGA-Accelerated Causal Discovery with Conditional Independence Test Prioritization .....	182
<i>Ce Guo (Imperial College London, United Kingdom), Diego Cupello (Imperial College London, United Kingdom), Wayne Luk (Imperial College London, United Kingdom), Joshua Levine (Intel, United Kingdom), Alexander Warren (Intel, United Kingdom), and Peter Brookes (Intel, United Kingdom)</i>	
SPEAR-JSON: Selective Parsing of JSON to Enable Accelerated Stream Processing on FPGAs .....	189
<i>Tobias Hahn (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany), Stefan Wildermann (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany)</i>	
A Novel Hardware Accelerator of NeRF Based on Xilinx UltraScale and UltraScale+ FPGA .....	197
<i>Baoze Zhao (Sun Yat-sen University, China), Wenjin Huang (Sun Yat-sen University, China), and Yihua Huang (Sun Yat-sen University; Southern Marine Science and Engineering Guangdong Laboratory, China)</i>	

## Session 8 - Neural Networks I

Mixed-TD: Efficient Neural Network Accelerator with Layer-Specific Tensor Decomposition .....	204
<i>Zhewen Yu (Imperial College London, UK) and Christos-Savvas Bouganis (Imperial College London, UK)</i>	
GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization .....	212
<i>Stefan Abi-Karam (Georgia Institute of Technology; Georgia Tech Research Institute) and Cong Hao (Georgia Institute of Technology)</i>	
Exploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration .....	219
<i>Paul Chen (University of Southern California, USA), Pavan Marijunath (University of Southern California, USA), Sasindu Wijeratne (University of Southern California, USA), Bingyi Zhang (University of Southern California, USA), and Viktor Prasanna (University of Southern California, USA)</i>	
Graph-OPU: A Highly Integrated FPGA-Based Overlay Processor for Graph Neural Networks ....	228
<i>Ruiqi Chen (Fudan University, China), Haoyang Zhang (Fudan University, China), Shun Li (Fuzhou University, China), Enhao Tang (Fuzhou University, China), Jun Yu (Fudan University, China), and Kun Wang (Fudan University, China)</i>	
Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN .....	235
<i>Shashwat Khandelwal (Trinity College Dublin, Ireland) and Shanker Shreejith (Trinity College Dublin, Ireland)</i>	

## Posters and Exhibition

Calabash: Accelerating Attention Using a Systolic Array Chain on FPGAs .....	242
<i>Zizhang Luo (Peking University), Liqiang Lu (Zhejiang University), Yichen Jin (Duke University), Liancheng Jia (Peking University), and Yun Liang (Peking University)</i>	
MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration ....	248
<i>Zhiqiang Que (Imperial College London, UK), Shuo Liu (Imperial College London, UK), Markus Rognlien (Imperial College London, UK), Ce Guo (Imperial College London, UK), Jose G. F. Coutinho (Imperial College London, UK), and Wayne Luk (Imperial College London, UK)</i>	
Partitioning Large-Scale, Multi-FPGA Applications for the Data Center .....	253
<i>Mohammadmahdi Mazraeli (University of Toronto, Canada), Yu Gao (University of Toronto, Canada), and Paul Chow (University of Toronto, Canada)</i>	
Remote Identification of Neural Network FPGA Accelerators by Power Fingerprints .....	259
<i>Vincent Meyers (Karlsruhe Institute of Technology (KIT), Germany), Michael Hefenbrock (RevoAI GmbH, Germany), Dennis Gnad (Karlsruhe Institute of Technology (KIT), Germany), and Mehdi Tahoori (Karlsruhe Institute of Technology (KIT), Germany)</i>	
A Whole New World: How to Architect Beyond-FPGA Reconfigurable Acceleration Devices? .....	265
<i>Andrew Boutros (University of Toronto, Canada), Stephen More (University of Toronto, Canada), and Vaughn Betz (University of Toronto, Canada)</i>	

FLAIRS: FPGA-Accelerated Inference-Resistant & Secure Federated Learning .....	271
<i>Huimin Li (Delft University of Technology, The Netherlands), Phillip Rieger (Technical Universität Darmstadt, Germany), Shaza Zeitouni (Technical Universität Darmstadt, Germany), Stjepan Picek (Radboud University; Delft University of Technology, The Netherlands), and Ahmad-Reza Sadeghi (Technical Universität Darmstadt, Germany)</i>	
eGPU: A 750 MHz Class Soft GPGPU for FPGA .....	277
<i>Martin Langhammer (Intel Corporation; Imperial College London) and George A. Constantinides (Imperial College)</i>	
LTrans-OPU: A Low-Latency FPGA-Based Overlay Processor for Transformer Networks .....	283
<i>Yueyin Bai (Fudan University, China), Hao Zhou (Fudan University, China), Keqing Zhao (Fudan University, China), Manting Zhang (Fudan University, China), Jianli Chen (Fudan University, China), Jun Yu (Fudan University, China), and Kun Wang (Fudan University, China)</i>	
PASS: Exploiting Post-Activation Sparsity in Streaming Architectures for CNN Acceleration .....	288
<i>Alexander Montgomerie-Corcoran (Imperial College London, UK), Zhewen Yu (Imperial College London, UK), Jianyi Cheng (Imperial College London, UK), and Christos-Savvas Bouganis (Imperial College London, UK)</i>	
Low Latency Edge Classification GNN for Particle Trajectory Tracking on FPGAs .....	294
<i>Shi-Yu Huang (National Yang Ming Chiao Tung University, Taiwan), Yun-Chen Yang (National Yang Ming Chiao Tung University, Taiwan), Yu-Ru Su (National Yang Ming Chiao Tung University, Taiwan), Bo-Cheng Lai (National Yang Ming Chiao Tung University, Taiwan), Javier Duarte (University of California, USA), Scott Hauck (University of Washington, USA), Shih-Chieh Hsu (University of Washington, USA), Jin-Xuan Hu (National Yang Ming Chiao Tung University, Taiwan), and Mark S. Neubauer (University of Illinois at Urbana-Champaign, USA)</i>	
Building Low-Latency Order Books with Hybrid Binary-Linear Search Data Structures on FPGAs ..	299
<i>Vaibhav Kashera (IIIT Hyderabad, India), Siddhant Jain (IIIT Hyderabad, India), Abhishek Banerjee (Lotusdew, India), and Suresh Purini (IIIT Hyderabad, India)</i>	
GRAMM: Fast CGRA Application Mapping Based on A Heuristic for Finding Graph Minors .....	305
<i>Guanglei Zhou (University of Toronto, Canada), Mirjana Stojilović (EPFL, Switzerland), and Jason H. Anderson (University of Toronto, Canada)</i>	
Improving the Reliability of FPGA CRO PUFs .....	311
<i>Hayden Cook (Brigham Young University, USA), Zephram Tripp (Brigham Young University, USA), Brad Hutchings (Brigham Young University, USA), and Jeffrey Goeders (Brigham Young University, USA)</i>	
FPGA Accelerating Multi-source Transfer Learning with GAT for Bioactivities of Ligands Targeting Orphan G Protein-Coupled Receptors .....	317
<i>Ruiqi Chen (Fudan University, China), Haoyang Zhang (Fudan University, China), Jun Yu (Fudan University, China), and Kun Wang (Fudan University, China)</i>	

DIF-LUT: A Simple Yet Scalable Approximation for Non-Linear Activation Function on FPGA .....	322
<i>Yang Liu (Fudan University, China), Xiaoming He (Fudan University, China), Jun Yu (Fudan University, China), and Kun Wang (Fudan University, China)</i>	
Accelerating LSTM-Based High-Rate Dynamic System Models .....	327
<i>Ehsan Kabir (University of Arkansas, USA), Daniel Coble (University of South Carolina, USA), Joud N. Satme (University of South Carolina, USA), Austin R.J. Downey (University of South Carolina, USA), Jason D. Bakos (University of South Carolina, USA), David Andrews (University of Arkansas, USA), and Miaoqing Huang (University of Arkansas, USA)</i>	
Stress-Resiliency of AI Implementations on FPGAs .....	333
<i>Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany), Paul R. Gensler (University of Stuttgart, Germany), Gloria Sepanta (University of Stuttgart, Germany), Hissam Amrouch (University of Stuttgart; Technical University of Munich (TUM); Munich Institute of Robotics and Machine Intelligence (MIRMI)), and Mehdi Tahoori (Karlsruhe Institute of Technology (KIT), Germany)</i>	
A Novel Strategy for Flexible Placement and Routing of AVS Sensors on FPGAs .....	339
<i>Christoph Niemann (University of Rostock, Germany), Michael Rethfeldt (University of Rostock, Germany), and Dirk Timmermann (University of Rostock, Germany)</i>	

## PhD Forum

Exploring FPGA Acceleration for Distributed Serverless Computing .....	345
<i>Ziyi Yang (King Abdullah University of Science and Technology (KAUST), Saudi Arabia) and Suhaib A. Fahmy (King Abdullah University of Science and Technology (KAUST), Saudi Arabia)</i>	
Challenges Using FPGA Clusters for Distributed CNN Training .....	347
<i>Philipp Kreowsky (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute; University of Potsdam, Germany), Justin Knapheide (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute; University of Potsdam, Germany), and Benno Stabernack (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute; University of Potsdam, Germany)</i>	
Accelerating the ATDCA Algorithm for Endmember Extraction from Hyperspectral Imagery with Intel oneAPI for FPGAs .....	349
<i>Rubén Macías (Complutense University of Madrid, Spain), Sergio Bernabé (Complutense University of Madrid, Spain), and Carlos González (Complutense University of Madrid, Spain)</i>	
Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices .....	351
<i>Zhenya Zang (Codeplay Software Ltd.; Edinburgh Napier University, United Kingdom), Uwe Dolinsky (Codeplay Software Ltd., United Kingdom), Pietro Ghiglio (Codeplay Software Ltd., United Kingdom), Stefano Cherubin (Edinburgh Napier University, United Kingdom), Mehdi Goli (Codeplay Software Ltd., United Kingdom), and Shufan Yang (Edinburgh Napier University, United Kingdom)</i>	

A Scalable and Cross-Technology Quantum Control Processor .....	353
<i>Xiaorang Guo (Technical University of Munich, Germany) and Martin Schulz (Technical University of Munich, Germany)</i>	
Bayesian Optimization for Efficient Heterogeneous MPSoC Based DNN Accelerator Runtime Tuning .....	355
<i>Xuqi Zhu (University of Essex, United Kingdom), Cong Gao (University of Essex, United Kingdom), Sangeet Saha (University of Essex, United Kingdom), Xiaojun Zhai (University of Essex, United Kingdom), and Klaus D McDonald-Maier (University of Essex, United Kingdom)</i>	
Performance Estimation and Prototyping of Reconfigurable Near-Memory Computing Systems ....	357
<i>Veronia Iskandar (Technische Universität Dresden, Germany), Mohamed A. Abd El Ghany (German University in Cairo, Egypt; TU Darmstadt, Germany), and Diana Goehringer (Technische Universität Dresden; Center for Scalable Data Analytics and Artificial Intelligence (ScaDS.AI), Germany)</i>	
Hardware-Aware AutoML for Exploration of Custom FPGA Accelerators for RadioML .....	359
<i>Felix Jentzsch (Paderborn University, Germany)</i>	
Towards Coarse-Grained Reconfigurable Approximate Computing with CGRAgen .....	361
<i>Hans Jakob Damsgaard (Tampere University, Finland), Aleksandr Ometov (Tampere University, Finland), and Jari Nurmi (Tampere University, Finland)</i>	

## Demo Night

Demonstrating NADA: A Workflow for Distributed CNN Training on FPGA Clusters .....	363
<i>Justin Knapheide (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute; University of Potsdam, Germany), Philipp Kreowsky (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute; University of Potsdam, Germany), and Benno Stabernack (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, University of Potsdam, Germany)</i>	
HashCache: High-Performance State Tracking for Resilient FPGA-Based Packet Processing .....	364
<i>Michael Offel (Synogate UG, Germany), Andreas Ley (Synogate UG, Germany), and Sven Hager (Synogate UG, Germany)</i>	
FABulous Demo: Open Source FPGA on Sky130 .....	365
<i>Myrtle Shah (Heidelberg University), Jakob Ternes (Heidelberg University), and Dirk Koch (Heidelberg University)</i>	
FPL Demo: A Learning-Based Motion Artefact Detector for Heterogeneous Platforms .....	366
<i>Yunyi Zhao (University College London, UK), Yunjia Xia (University College London, UK), Rui Loureiro (University College London, UK), Hubin Zhao (University College London, UK), Uwe Dolinsky (Codeplay Software Ltd, UK), and Shufan Yang (Edinburgh Napier University, UK)</i>	
<b>Author Index .....</b>	<b>367</b>