

# **2023 IEEE International Test Conference in Asia (ITC-Asia 2023)**

**Matsue, Japan  
12-14 September 2023**



**IEEE Catalog Number: CFP23UWH-POD  
ISBN: 979-8-3503-1282-9**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23UWH-POD
ISBN (Print-On-Demand):	979-8-3503-1282-9
ISBN (Online):	979-8-3503-1281-2
ISSN:	2768-0681

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

A Physically Unclonable Function Using Time-To-Digital Converter with Linearity Self-Calibration and Its FPGA Implementation .....	1
<i>Kentaroh Katoh, Shuhei Yamamoto, Zheming Zhao, Yujie Zhao, Shogo Katayama, Anna Kuwana, Takayuki Nakatani, Kazumi Hatayama, Haruo Kobayashi, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa</i>	
Hunting for Hardware Trojan in Gate Netlist: A Stacking Ensemble Learning Perspective .....	7
<i>Liang Hong, Ge Zhu, Jing Zhou, Xuefei Li, Ziyi Chen, Wei Hu</i>	
Optimizing Post-Silicon Validation for FPGA Serial Configuration Using an Automation Framework and Timing Characterization Verification .....	13
<i>Mohd Amiruddin Zainol, Sompon Khamron, Ng Gua Bin</i>	
Generating Test Patterns for Chiplet Interconnects: Achieving Optimal Effectiveness and Efficiency .....	19
<i>Po-Yao Chuang, Francesco Lorenzelli, Erik Jan Marinissen</i>	
Toward Improvement and Evaluation of Reconstruction Capability of CapsNet-Based Wafer Map Defect Pattern Classifier .....	25
<i>Yuki Yamanaka, Masayuki Arai, Yoshikazu Nagamura, Satoshi Fukumoto</i>	
Parametric Faults in Computing-In-Memory Applications of a 4kb Read-Decoupled 8T SRAM Array in 40nm CMOS .....	31
<i>Hao-Chiao Hong, Chien-Hung Chen, Yu-Wun Chen</i>	
Trustworthy Lifetime Prediction by Aging History Analysis and Multi-Level Stress Test .....	36
<i>Chen-Lin Tsai, Shi-Yu Huang</i>	
BDD-Based Self-Test Program Generation for Processor Cores .....	42
<i>Hao Cheng, Chi-Jhe Li, Hung-Lin Chen, Jiun-Lang Huang</i>	
Structured DFT Development Approach for Chisel-Based High Performance RISC-V Processors .....	48
<i>Bin Zhang, Ye Cai, Zhiheng He, Sen Liang, Wei He</i>	
Software Defect Detection Based on Feature Fusion and Alias Analysis .....	54
<i>Xuejian Li, Zhengguang Zhu</i>	
A Low Overhead and Double-Node-Upset Self-Recoverable Latch .....	60
<i>Aibin Yan, Fan Xia, Tianming Ni, Jie Cui, Zhengfeng Huang, Patrick Girard, Xiaoqing Wen</i>	
Design of a Novel Latch with Quadruple-Node-Upset Recovery for Harsh Radiation Hardness .....	65
<i>Aibin Yan, Chao Zhou, Shaojie Wei, Jie Cui, Zhengfeng Huang, Patrick Girard, Xiaoqing Wen</i>	
Design of Single Node Upset Resilient Latch for Low Power, Low Cost and Highly Robust Applications .....	71
<i>Anwesh Kumar Samal, Sandeep Kumar, Atin Mukherjee</i>	
On Test Pattern Generation Method for an Approximate Multiplier Considering Acceptable Faults .....	76
<i>Shogo Tokai, Daichi Akamatsu, Hiroyuki Yotsuyanagi, Masaki Hashizume</i>	
Feasibility Study of Incremental Neural Network Based Test Escape Detection by Introducing Transfer Learning Technique .....	82
<i>Ayano Takaya, Michihiro Shintani</i>	

Integrated Progressive Built-In Self-Repair (IPBISR) Techniques for NAND Flash Memory .....	88
<i>Shyue-Kung Lu, Xin Dong</i>	
Design of a Highly Reliable and Low-Power SRAM with Double-Node Upset Recovery for Safety-Critical Applications .....	94
<i>Aibin Yan, Jing Xiang, Zhengfeng Huang, Tianming Ni, Jie Cui, Patrick Girard, Xiaoqing Wen</i>	
Fault-Aware ECC Scheme for Enhancing the Read Reliability of STT-MRAMs .....	100
<i>Meng-Shan Wu, Yen-Lin Chua, Jin-Fu Li, Yun-Ting Chuan, Shih-Hsu Huang</i>	
Experimental Evaluation of Jitter Reduction Methods for Multi-Gigahertz Test .....	106
<i>David Keezer, Dany Minier, Hongjie Li</i>	
Self-Sufficient Clock Jitter Measurement Methodology Using Dithering-Based Calibration.....	112
<i>Yi-Hsuan Lee, Wei-Hao Chen, Shi-Yu Huang</i>	
Cost-Effective Error-Mitigation for High Memory Error Rate of DNN: A Case Study on YOLOv4 .....	118
<i>Wei-Ji Chao, Tong-Yu Hsieh</i>	

**Author Index**