

2023 IEEE Women in Technology Conference (WINTECHCON 2023)

**Bangalore, India
21 September 2023**



**IEEE Catalog Number: CFP23CC2-POD
ISBN: 979-8-3503-0057-4**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23CC2-POD
ISBN (Print-On-Demand):	979-8-3503-0057-4
ISBN (Online):	979-8-3503-0056-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Page Number	Paper ID	Paper Title	Author Names
1	6	Path Margin Monitor for Silicon Lifecycle	Kandula, Kranthi; kolisetti, Ramalingam; Chimmad, Sadashiv
7	33	A Unified Framework for Detecting Domain and Intent Misclassifications in Large-Scale Dialogue Systems	Mahato, Moushumi; Kumar, Avinash; Kumar Reddy, V Kiran; Nabi, Javaid
13	101	ML Based SMART Test Script Optimizer	Varanasi, Durga Malleswari; N, Vijila; Sahu, Sagar Kumar; Pal, Dhananjay; Kumar, Mradul
19	125	Deep Learning based Respiration Rate estimation	Chandrashekar, Arpitha; Sp, Vinayak; Anand, Aparna; Vijayakumar, Rajesh
25	139	Pessimism Reduction in Voltage-Aware DRC using Simulation Results for Functionally Correlated Nets	Singh, Sonipriya; Juneja, Pardeep; Tewari, Rahul; Shrivastava, Sachin; Srivastava, Sankalp
30	140	A Self-Calibration Logic Circuit Agnostic To Offset Calibration Technique For High-Precision Dynamic Comparator	sharma, nidhi; Shrivastava, Rajesh; Hande, Vinayak ; Sehgal, Deep ; Das, Devarshi
36	154	Synthetic Data Generation Pipeline for Private ID Cards Detection	Bothra, Diksha; Dixit, Sanket ; MOHANTY, DEBI PRASANNA; Haseeb, Mohammed; Tiwari, Shyamji; Chaulwar, Amit Tulsidas
42	205	A Software-based Diagnostic Approach to Detect PCIe Faults and Enhance the Reliability of Safety-critical Systems	Todi, Shradha; Dubey, Pankaj K
48	207	Optimum Resource Utilization for the implementation of FPGA-Based Fast Convolutional Algorithms for CNN modeling	Sriadibhatla, Sridevi; VARUGHESE, DINAH ANN
54	258	Extended Battery Parameter Synthetic Data Generation Using Sparse Attention Mechanism	Joshi, Niharika; Channegowda, Janamejaya; L, Chaitanya
60	300	SDN Data Plane Egress Peer Authentication Using DH-CHAP	R, Sowmya; M, Nandhini; M, Priyanga
66	305	Comparing Different Models for Polycystic Ovary Syndrome Diagnosis:	Bansal, Charvi; H., Palak; Goel, Nidhi

		An Empirical Investigation on a Large Clinical Dataset	
72	338	Workload Management for Sustainability with Storage Systems in Hybrid Cloud Deployment	Raut, Smita; Patil, Sandeep; Saxena, Aditi; Hsu, Vincent; Leggette, Wesley; Archer, Dave
78	463	Memory Footprint Optimization for Neural Network Inference in Mobile SoCs	agrawal, sakshi; Ghosh, Priyankar; Kumar, Gaurav ; Radhika, Tripuraneni
84	521	An Efficient Reversible Universal Shift Register with Minimal Quantum Cost	Mummadi , Swathi ; Udari, Gnaneshwara Chary
91	542	Suspect Recommendation For Memory Devices	Barari, Adrita; Deshmukh, Shubham; Gupta, Ankit; Srivastava, Ashwan ; J, keerthi kiran; Kim, Young Yul
97	547	A Balanced method of Clamp Distribution and Placement in an IO ring	Rana, Saloni; Singh, Siddharth; Mittal, Anurag
103	594	Accelerated convergence to Periodic Steady State of SMPS circuits using PSpice	Tandon, Saloni
109	595	Enhancing Coverage of Clock Domain Crossing Assertion Verification leveraging Formal	chalana, suman; Bhimireddy, Ramananda; Mitra, Srobona; Manickam, Satish Kumar; S, Bharath; Kumar, Sharij
115	630	A Novel Network On Chip Architecture For FPGA Smart NIC	Roy, Ankita; Kapila, Vikrant; Gupta, Ashish; Pal, Rahul
120	667	Optimizing High Bandwidth Memory in Multi-Die Systems	Srivastava, Garima; Kaur, Parvinder; Kaushik, Puneet; Gupta, Muskaan
125	671	Full CMOS Analog Circuit Implementation of Multi-Functional Pavlov Associative Memory using STDP Learning	Vohra, Sahibia Kaur; Sakare, Mahendra; Das, Devarshi
131	701	Anti-Theft Face Recognition and Alcohol Detection Car Ignition System	Katti, Vijayalakshmi S