

ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC 2023)

**Lisbon, Portugal
11-14 September 2023**



**IEEE Catalog Number: CFP23543-POD
ISBN: 979-8-3503-0424-4**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23543-POD
ISBN (Print-On-Demand):	979-8-3503-0424-4
ISBN (Online):	979-8-3503-0423-7
ISSN:	1930-8876

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

ESSDERC 2023 TABLE OF CONTENTS

Plenary Keynote 1: José Epifâniao da Franca

Date: Tuesday, September 12, 2023

Room: Audit. I

Chair(s): Jorge Fernandes, *IST, Universidade de Lisboa, INESC-ID*

European Semiconductor Innovation and Entrepreneurship

20 Years Past, 20 Years Ahead

José Epifâniao Da Franca

Universidade de Lisboa, Portugal

Plenary Keynote 2: Muriel Médard

Date: Tuesday, September 12, 2023

Room: Audit. I

Chair(s): Andreia Cathelin, *STMicroelectronics*

Bringing Circuits and Communications Back Together, in a Modular Fashion

Muriel Médard

Massachusetts Institute of Technology, United States

Advanced Devices

Date: Tuesday, September 12, 2023

Room: Audit. III

Chair(s): Tibor Grasser, *TU Wien*

Claire Fenouillet-Beranger, *CEA*

Ultrathin Gate Dielectric Enabled by Nanofog Aluminum Oxide on Monolayer MoS₂ 1

Jung-Soo Ko¹, Zichen Zhang², Sol Lee³, Marc Jaikissoon¹, Robert K.A. Bennett¹, Kwanpyo Kim³,

Andrew C. Kummel², Prabhakar Bandaru², Eric Pop¹, Krishna C. Saraswat¹

¹*Stanford University, United States;* ²*University of California, San Diego, United States;*

³*Yonsei University, Korea*

Transport Characterization of CMOS-Based Devices Fabricated with Isotopically-Enriched ²⁸Si for Spin Qubit Applications 5

G. Elbaz¹, M. Cassé², V. Labracherie², G. Roussely², B. Bertrand², H. Niebojewski², M. Vinet³, F. Balestro¹, M. Urdampilleta¹, T. Meunier^{1,3}, B. Cardoso Paz¹

¹*Institut Néel, CNRS, Université Grenoble Alpes, France;* ²*CEA-LETI, Université Grenoble Alpes, France;* ³*Siquance, France*

MOSFET Characterization with Reduced Supply Voltage at Low Temperatures for Power Efficiency Maximization 9

W.-C. Lin¹, H.-P. Huang¹, K.-H. Kao¹, M.-H. Chiang¹, D. Lu¹, W.-C. Hsu¹, Y.-H. Wang¹, W.C.-Y. Ma², H.-H. Tsai³, Y.-J. Lee⁴, H.-L. Chiang⁵, J.-F. Wang⁵, I. Radu⁵

¹*National Cheng Kung University, Taiwan;* ²*National Sun Yat-sen University, Taiwan;*

³*Taiwan Semiconductor Research Institute, Taiwan;* ⁴*National Yang Ming Chiao*

Tung University, Taiwan; ⁵*Taiwan Semiconductor Manufacturing Company, Taiwan*

First Foundry Platform Demonstration of Hybrid Tunnel FET and MOSFET Circuits Based on a Novel Laminated Well Isolation Technology 13

Kaifeng Wang¹, Yongqin Wu², Ye Ren², Renjie Wei¹, Zerui Chen¹, Jianfeng Hang¹, Zhixuan Wang¹, Fangxing Zhang¹, Lining Zhang¹, Chunyu Peng³, Xiulong Wu³, Le Ye¹, Kai Zheng², Jin Kang², Xusheng Wu¹, Weihai Bu², Ru Huang^{1,4}, Qianqian Huang^{1,4}

¹*Peking University, China;* ²*Semiconductor Technology Innovation Center, China;*

³*Anhui University, China;* ⁴*Beijing Advanced Innovation Center for Integrated Circuits, China*

Impact of Layout and Channel Processing on CMOS Low Frequency Noise Variability 17

Fausto Simioni, Lorenzo Labate, Daniele Savio, Mariella Brizzi, Federica Ottogalli, Riccardo Marchetti, Silvia Brazzelli, Mattia Rossetti

STMicroelectronics, Italy

Analog-in-Memory Computing

Date: Tuesday, September 12, 2023

Room: Audit. IV

Chair(s): Cristiano Calligaro, *RedCat Devices*
Manuel Le Gallo, *IBM*

A 256-Kb Fully Row/Column-Parallel 22nm MRAM In-Memory-Computing Macro with Differential Readout for Robust Parallelization and Scale-Up

Peter Deaville, Bonan Zhang, Naveen Verma

Princeton University, United States

Compute SNR-Boosted 22 nm MRAM-Based In-Memory Computing Macro Using Statistical Error Compensation

Saison K. Roy¹, Han-Mo Ou¹, Mostafa G. Ahmed², Peter Deaville³, Bonan Zhang³, Naveen Verma³, Pavan K. Hanumolu¹, Naresh R. Shanbhag¹

¹*Princeton University, United States;* ²*Ain Shams University, Egypt;*

³*University of Illinois at Urbana-Champaign, United States*

A FeFET In-Memory-Computing Core with Offset Cancellation for Mitigating Computational Errors

Lei Zhang^{1,2}, Pengcheng Xu¹, David Borggreve¹, Frank Vanselow¹, Ralf Brederlow²

¹*Fraunhofer Institute for Electronic Microsystems and Solid State Technologies EMFT, Germany;*

²*Technische Universität München, Germany*

AFE-CIM: A Current-Domain Compute-in-Memory Macro for Analog-to-Feature Extraction

Sudarshan Sharma, Wei-Chun Wang, Coleman Delude, Minah Lee, Nael Mianur Rahman, Narasimha Vasishta Kidambi, Justin Romberg, Saibal Mukhopadhyay

Georgia Institute of Technology, United States

Compute-MLROM: Compute-in-Multi Level Read Only Memory for Energy Efficient Edge AI Inference Engines

Rishabh Sehgal, Rishab Mehra, Can Ni, Jaydeep P. Kulkarni

University of Texas at Austin, United States

ESSDERC Keynote 1: Barbara de Salvo

Date: Tuesday, September 12, 2023

Room: Audit. I

Chair(s): Merlyne De Souza, *University of Sheffield*

New Technologies and Innovative Architectures for the Augmented Reality, the Next Human-Machine Interfaces

Barbara de Salvo

META Reality Labs Research, United States

Memory 1

Date: Tuesday, September 12, 2023

Room: Audit. III

Chair(s): Jerome Dubois, *NXP*

Klaus Knobloch, *Infineon Technologies*

40nm SONOS Embedded Select in Trench Memory 21

Radouane Habhab^{1,2,3}, Vincenzo Della Marca², Pascal Masson³, Nadia Miridi¹, Clement Pribat¹, Simon Jeannot¹, Thibault Kempf¹, Marc Mantelli¹, Philippe Lorenzini³, Jean-Marc Voisin¹, Arnaud Regnier¹, Stephan Niel¹, Francesco La-Rosa¹

¹*STMicroelectronics, France*; ²*Aix-Marseille University, CNRS, IM2NP UMR 7334, France*;

³*University of Côte d'Azur, France*

One-Pulse-Programmable Multi-Level PCM/Selector Cross-Point Memory for 20 nm Half Pitch and Beyond 25

Yuya Matsuzawa, Yuki Ohnishi, Kazuhiro Katono, Yusuke Muto, Takayuki Tsukagoshi, Hiroki Tokuhira, Kei Sakamoto, Hisakazu Matsumori, Hiroyuki Ode, Shosuke Fujii, Hide Tanaka, Takeshi Fujimaki

Kioxia Corporation, Japan

ePCM Reliability Improvement through Active Material Carbon Implantation 29

Elisabetta Palumbo, Alessandro Motta, Elisa Petroni, Daniele Gallinari, Annalisa Gilardini, Amos Galbiati, Massimo Borghi, Roberto Annunziata, Andrea Redaelli

STMicroelectronics, Italy

Dynamics of Polarization Switching in Mixed Phase Ferroelectric-Antiferroelectric HZO Thin Films 33

Hannes Dahlberg, Lars-Erik Wernersson

Lund University, Sweden

Imagers & Vision Sensors

Date: Tuesday, September 12, 2023

Room: Audit. IV

Chair(s): Daniele Perenzoni, *Sony*

Cedric Tubert, *STMicroelectronics*

A 500 × 500 Pixel Image Sensor with Arbitrary Number of Rows per Frame and Image Filtering for Center of Mass Estimation

Massimo Gottardi¹, Luca Parmesan¹, Pietro Tosato¹, Evgeny Demenev¹,

Enrico Manuzzato², Leonardo Gasparini¹

¹*Fondazione Bruno Kessler, Italy*; ²*University of Trento, Italy*

A 64×64 SPAD-Based 3D Image Sensor with Adaptive Pixel Sensitivity and Asynchronous Readout

R. Gomez-Merchan, J.A. Leñero-Bardallo, R. de la Rosa-Vidal, Á. Rodríguez-Vázquez

Universidad de Sevilla, Spain

A 100×100 CMOS SPAD Array with In-Pixel Correlation Techniques for Fast Quantum Ghost Imaging Applications

Massimo Gandola¹, Enrico Manuzzato^{1,2}, Matteo Perenzoni^{1,3}, Filippo Dal Farra²,

Valerio Flavio Gili^{4,5}, Dupish Dupish⁴, Andres Vega⁴, Thomas Pertsch^{4,5},

Frank Setzpfandt^{4,5}, Leonardo Gasparini¹

¹*Fondazione Bruno Kessler, Italy*; ²*University of Trento, Italy*; ³*Sony Semiconductor Solutions Europe, Italy*; ⁴*Friedrich-Schiller-Universität Jena, Germany*; ⁵*Fraunhofer Institute for Applied Optics and Precision Engineering, Germany*

A Time-Memory-Based CMOS Vision Sensor with In-Pixel Temporal Derivative Computing for Multi-Mode Image Processing

Dong-Woo Jee¹, Seong-Min Ko², Kishore Kasichainula², Injune Yeo^{2,3}, Yu Cao², Jae-Sun Seo²

¹*Ajou University, Korea*; ²*Arizona State University, United States*; ³*Chosun University, Korea*

Devices & Circuits for Emerging Technologies

Date: Tuesday, September 12, 2023

Room: Room 5.A

Chair(s): Claudio Bruschini, EPFL - Ecole polytechnique fédérale de Lausanne
Louis Hutin, LETI, Technology Research Institute

Bias Spectroscopy of Negative Differential Resistance in GE Nanowire Cascode Circuits 37

Raphael Behrle¹, Martien I. Den Hertog², Alois Lugstein¹, Walter M. Weber¹, Masiar Sistani¹

¹Technische Universität Wien, Austria; ²Institut Néel, CNRS, France

Magnetic Domain Wall Memory: A DTCO Study for Memory Applications 41

M. Gupta, S. Rao, G.S. Kar, S. Couet

IMEC, Belgium

A 690fJ/Bit ML-Attack-Resilient Strong PUF Based on Subthreshold Voltage Attenuator Ring with Closed-Loop Feedback

Haotao Lin, Haibiao Zuo, Qiaozhou Peng, Xiaojin Zhao

Shenzhen University, China

A 65nm RRAM Compute-in-Memory Macro for Genome Sequencing Alignment

Fan Zhang¹, Wangxin He¹, Injune Yeo¹, Maximilian Liehr², Nathaniel Cady²,
Yu Cao¹, Jae-Sun Seo¹, Deliang Fan¹

¹Arizona State University, United States; ²State University of New York Polytechnic
Institute, United States

Plenary Keynote 3: Eric Yang

Date: Wednesday, September 13, 2023

Room: Audit. I

Chair(s): Luis B. Oliveira, *Universidade NOVA de Lisboa*

The Heart of Artificial Intelligence Advanced Power Semiconductors

Enable Greener, Denser, and Smarter Datacenters

Eric Yang

Monolithic Power Systems, Inc., United States

Compact Modeling

Date: Wednesday, September 13, 2023

Room: Audit. III

Chair(s): Benjamin Iñiguez, *Universitat Rovira
Denis Rideau, ST Microelectronics*

Nonlinear Compact Modeling of InP/InGaAs DHBTs with HICUM/L2 45

Markus Müller^{1,2}, Christoph Weimer^{1,2}, Michael Schröter^{1,2}

¹*Technische Universität Dresden, Germany;* ²*SemiMod GmbH, Germany*

A Model for the Open-Circuit Voltage Dependence on Temperature for Integrated Diodes 49

Pablo Fernández-Peramo, Juan A. Leñero-Bardallo, Juan M. López-Martínez,
Ángel Rodríguez-Vázquez

Universidad de Sevilla-IMSE-CNM CSIC, Spain

NITSRI-2D: A Surface Potential Based SPICE Compatible Model for pH-Sensitive FETs Based on 2-D Materials 53

Tamanna Nazeer, Sheikh Aamir Ahsan

National Institute of Technology Srinagar, India

Electrothermal Modeling of Junctionless Vertical Si Nanowire Transistors for 3D Logic Circuit Design 57

Yifan Wang¹, Chhandak Mukherjee¹, Houssem Rezgui¹, Marina Deng¹, Cristell Maneux¹,
Sara Mannaa², Ian O'Connor², Jonas Müller³, Sylvain Pelloquin³, Guilhem Larrieu³

¹*University of Bordeaux, Bordeaux INP, France;* ²*University of Lyon, ECL, INSA Lyon, France;*

³*University of Toulouse, France*

Biosensing & Photodetectors

Date: Wednesday, September 13, 2023

Room: Audit. IV

Chair(s): Sara Pellegrini, *STMicroelectronics*
Radu Sporea, *University of Surrey*

Hot-Carrier Degradation Modeling of DCR Drift in SPADs 61

Mathieu Sicre^{1,2,3}, David Roy¹, Francis Calmon²

¹*STMicroelectronics, France*; ²*Institut National des Sciences Appliquées de Lyon, France*;

³*CEA-LETI, France*

On the Noise Contribution of Dielectric Interfaces in Biochemical CMOS Sensor Chips

Mathias Schulz¹, Stefan Keil¹, Simon Löhlein¹, Sourish Banerjee², Nicolai Simon³,

Catherine Dubourdieu², Volker Bucher³, Roland Thewes¹

¹*Technische Universität Berlin, Germany*; ²*Helmholtz-Zentrum Berlin für Materialien*

und Energie, Germany; ³*Hochschule Furtwangen, Germany*

Characterisation of Photodiodes in 22 nm FDSOI at 850 nm 65

Jelle H.T. Bakker, Mark S. Oude Alink, Jurriaan Schmitz, Bram Nauta

University of Twente, Netherlands

Ultra-High Sensitivity Silicon Nanowire Array Biosensor Based on a Constant-Current Method for Continuous Real-Time pH and Protein Monitoring in Interstitial Fluid

Y. Sprunger^{1,2}, L. Capua¹, T. Ernst³, S. Barraud³, A.M. Ionescu¹, A. Saeidi²

¹*École Polytechnique Fédérale de Lausanne, Switzerland*; ²*Xsensio SA, Switzerland*;

³*CEA-LETI, France*

Cryogenic Circuits & Systems for Quantum Computing

Date: Wednesday, September 13, 2023

Room: Room 5.A

Chair(s): Domenico Zito, *AGH University of Science and Technology*
Andrei Vladimirescu, *University of California, Berkeley*

A Cryogenic Active Router for Qubit Array Biasing from DC to 320MHz at 100 nm Gate Pitch

Baptiste Jadot¹, Marcos Zurita¹, Gérard Billiot¹, Yvain Thonnart², Loïck Le Guevel¹, Mathieu Darnas³, Candice Thomas¹, Jean Charbonnier¹, Tristan Meunier^{3,4}, Maud Vinet^{1,4}, Franck Badets¹, Gaël Pillonnet¹

¹*CEA-LETI, France*; ²*CEA-LIST, France*; ³*CNRS-Neel Institute, France*; ⁴*Siquance, France*

SiGe Qubit Biasing with a Cryogenic CMOS DAC at mK Temperature

Lea Schreckenberg¹, René Otten², Patrick Vliex¹, Ran Xue², Jhih-Sian Tu³, Inga Seidler², Stefan Trellenkamp³, Lars R. Schreiber², Hendrik Bluhm², Stefan van Waasen^{1,4}

¹*Forschungszentrum Jülich GmbH, Germany*; ²*RWTH Aachen University, Germany*;

³*University of Duisburg-Essen, Germany*

A Benchmark of Cryo-CMOS 40-nm Embedded SRAM/DRAMs for Quantum Computing

Rob A. Damsteegt, Ramon W.J. Overwater, Masoud Babaie, Fabio Sebastian

Technische Universiteit Delft, Netherlands

A 7–10b Programmable Cryo-CMOS TI-SAR ADC for Multichannel Qubit Readout with On-Chip Background Inter-channel Mismatch Calibrations

Jaeho Lee, Kiseo Kang, Donggyu Minn, Jae-Yoon Sim

Pohang University of Science and Technology, Korea

Numerical & Statistical Modeling

Date: Wednesday, September 13, 2023

Room: Audit. III

Chair(s): Zlatan Stanojevic, *Global TCAD*

Viktor Sverdlov, *TU-Wien, Austria*

Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology 69

Meghna Madhusudan, Jitesh Poojary, Arvind K. Sharma, Ramprasath S.,

Kishor Kunal, Sachin S. Sapatnekar, Ramesh Harjani

University of Minnesota, United States

Performance Comparison of SRAM Designs Implemented with Silicon-on-Insulator Nanosheet Transistors and Bulk FinFETs 73

Po-Chih Chen¹, Yi-Ting Wu², Meng-Hsueh Chiang¹

¹*National Cheng Kung University, Taiwan; ²Intel Corporation, United States*

A Study of the Variability and Design Considerations of Ferroelectric VNAND Memories with Polycrystalline Films Using an Experimentally Validated TCAD Model 77

M. Thesberg, F. Schanovsky, Z. Stanojević, O. Baumgartner, M. Karner

Global TCAD Solutions GmbH, Austria

Static and Dynamic Stochastic Analysis of a Temperature-Sensitive VO₂ Spiking Neuron 81

Noémie Bidoul¹, Teodor Rosca², Adrian M. Ionescu², Denis Flandre¹

¹*Université Catholique de Louvain, Belgium; ²École Polytechnique*

Fédérale de Lausanne, Switzerland

Digital & Analog AI Processors

Date: Wednesday, September 13, 2023

Room: Audit. IV

Chair(s): Joachim Rodrigues, *Lund University*
Gianna Paulin, *ETH Zurich*

Siracusa: A Low-Power On-Sensor RISC-V SoC for Extended Reality Visual Processing in 16nm CMOS

Moritz Scherer¹, Manuel Eggimann¹, Alfio Di Mauro¹, Arpan Suravi Prasad¹, Francesco Conti², Davide Rossi², Jorge Tomás Gómez³, Ziyun Li³, Syed Shakib Sarwar³, Zhao Wang³, Barbara De Salvo³, Luca Benini^{1,2}

¹ETH Zürich, Switzerland; ²University of Bologna, Italy; ³META Reality Labs Research, United States

A 4.27TFLOPS/W FP4/FP8 Hybrid-Precision Neural Network Training Processor Using Shift-Add MAC and Reconfigurable PE Array

Sunwoo Lee¹, Jeongwoo Park², Dongsuk Jeon¹

¹Seoul National University, Korea; ²Sungkyunkwan University, Korea

BIOS: A 40nm Bionic Sensor-Defined 0.47pJ/SOP, 268.7TSOPs/W Configurable Spiking Neuron-in-Memory Processor for Wearable Healthcare

Fengshi Tian^{1,2}, Xiaomeng Wang^{1,2}, Jinbo Chen³, Jiakun Zheng^{1,2}, Hui Wu³, Xuejiao Liu², Fengbin Tu^{1,2}, Jie Yang³, Mohamad Sawan³, Chi-Ying Tsui^{1,2}, Kwang-Ting Cheng^{1,2}

¹Hong Kong University of Science and Technology, Hong Kong; ²AI Chip Center for Emerging Smart Systems, Hong Kong; ³Westlake University, China

HDBinaryCore: A 28nm 2048-Bit Hyper-Dimensional Biosignal Classifier Achieving 25 NJ/Prediction for EMG Hand-Gesture Recognition

Sohum Datta, Brian Richards, Harrison Liew, Youbin Kim, Daniel Sun, Jan M. Rabaey
University of California, Berkeley, United States

An Energy-Efficient Neural Network Accelerator with Improved Protections against Fault-Attacks

Saurav Maji¹, Kyungmi Lee¹, Cheng Gongye², Yunsi Fei², Anantha P. Chandrakasan¹

¹Massachusetts Institute of Technology, United States; ²Northeastern University, United States

Memory Device Modeling

Date: Wednesday, September 13, 2023

Room: Audit. III

Chair(s): Sadayuki Yoshitomi, *MegaChips Corporation*

Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology 85

Yiqin Zeng¹, Zhetao Ding¹, Xueyang Li¹, Minglei Ma³, Yue Peng³, Rongzong Shen²,

Gaobo Lin², Chengji Jin², Xiao Yu², Bing Chen³, Ran Cheng¹, Genquan Han³

¹Zhejiang University, China; ²Zhejiang Lab, China; ³Xidian University, China

New Insights into Read Current Margin and Memory Window of HfO₂-Based Ferroelectric FET with Re-exploration of the Role of Ferroelectric Dynamics and Interface Charges during Readout 89

Chang Su, Zhongxin Liang, Zhiyuan Fu, Shaodi Xu, Kaifeng Wang, Puyang Cai,

Liang Chen, Ru Huang, Qianqian Huang

Peking University, China

Comprehensive Modeling of Advanced Composite Magnetoresistive Devices 93

Viktor Sverdlov¹, Mario Bendra¹, Bernhard Pruckner¹, Simone Fiorentini¹,

Wolfgang Goes², Siegfried Selberherr¹

¹Technische Universität Wien, Austria; ²Silvaco Europe Ltd., United Kingdom

STT-MRAM Stochastic and Defects-Aware DTCO for Last Level Cache at Advanced Process Nodes 97

F. García-Redondo¹, S. Rao², M. Gupta², M. Perumkunnil², Y. Xiang², D. Abdi²,

S. Van Beek², S. Couet², M. García-Bardon²

¹IMEC, United Kingdom; ²IMEC, Belgium

Biosensors

Date: Wednesday, September 13, 2023

Room: Audit. IV

Chair(s): Paweł Grybos, *ACH UST*

Clara Moldovan, *EPFL*

A 256-Channel In-Pixel Electrochemical Platform in CMOS for Rapid Isothermal Genetic Amplification and Screening

Hangxing Liu, Fuze Jiang, Dongwon Lee, Yuguo Sheng, Adam Wang, Marco Saif, Ying Kong, Zhikai Huang, Thomas Burger, Jing Wang, Hua Wang

ETH Zürich, Switzerland

A 128-Channel Neural Stimulation and Recording ASIC for Scalable Cortical Visual Prosthesis

Bogdan C. Raducanu, Joan Aymerich, Wen-Yang Hsu, Patrick Hendrickx, Carolina Mora Lopez

IMEC, Belgium

A Wireless Multimodal Physiological Monitoring ASIC for Injectable Implants

Linran Zhao¹, Raymond G. Stephany¹, Yiming Han¹, Parvez Ahmmed², Alper Bozkurt², Yaoyao Jia¹

¹*University of Texas at Austin, United States;* ²*North Carolina State University, United States*

A 1.11 mm² Guidewire IVUS SoC with ±50° -Range Plane Wave Transmit Beamforming

Xitie Zhang¹, Evren F. Arkan¹, Coskun Tekes², Tzuhan Wang¹, F. Levent Degertekin¹, Shaolan Li¹

¹*Georgia Institute of Technology, United States;* ²*Kennesaw State University, United States*

RF Si Device Technology

Date: Wednesday, September 13, 2023

Room: Room 5.B

Chair(s): Nadine Collaert, *IMEC*

Cezar Zota, *IBM*

40-nm RFSOI Technology Exhibiting 90fs $R_{ON} \times C_{OFF}$ and f_T/f_{MAX} of 250 GHz/350 GHz Targeting Sub-6 GHz and mmW 5G Applications 101

S. Crémér¹, N. Pelloux¹, F. GIANESELLO¹, Y. Mourier¹, G. Haury¹, T. Chaves de Albuquerque¹,
F. Monsieur¹, H. Audouin¹, C.A. Legrand¹, C. Diouf¹, J. Azevedo Goncalves¹, C. Belem
Goncalves¹, C. Durand¹, N. Vulliet¹, L. Berthier¹, E. Souchier¹, P. Garcia¹, S. Jan¹, M. Hello¹,
M.L. Rellier¹, P. Scheer¹, B. Duriez², X. Garros², T. Bordignon¹, F. Paillardet¹, P. Chevalier¹

¹*STMicroelectronics, France*; ²*CEA-LETI, France*

22FDX® Device Optimization for mmW PA 105

Ming-Cheng Chang¹, Zaid Al-Husseini¹, Shafi Syed², Wafa Arfaoui¹,
Tianbing Chen², Andreas Knorr²

¹*GlobalFoundries, Germany*; ²*GlobalFoundries, United States*

Improving Off-State Capacitance of SOI-CMOS RF Switches: How Good Are Air Microcavities? 109

Daniel Cheysens^{1,2}, Alain Fleury², Stéphane Monfray², Frédéric GIANESELLO²,
Philippe Cathelin², Jean-François Robillard¹, David Troadec¹, Emmanuel Dubois¹

¹*JUNIA, France*; ²*STMicroelectronics, France*

Reconfigurable Ferroelectric Hafnium Oxide FeFET Fabricated in 28 nm CMOS Technology for mmWave Applications 113

Sukhrob Abdulazhanov¹, Quang Huy Le¹, Dang Khoa Huynh¹, Maximilian Lederer¹,
Yannick Raffel¹, Kai Ni², Xunzhao Yin³, Thomas Kämpfe¹, Gerald Gerlach⁴

¹*Fraunhofer IPMS, Germany*; ²*Rochester Institute of Technology, United States*;

³*Zhejiang University, China*; ⁴*Dresden University of Technology, Germany*

ESSDERC Keynote 2: Pedro Barquinha

Date: Wednesday, September 13, 2023

Room: Audit. I

Chair(s): Radu Sporea, *University of Surrey*

Oxide Thin-Film Transistors: Are We Reinventing Electronics? Or Dressing an Old Story with Today's Clothes?

Pedro Barquinha

i3N/CENIMAT, CEMOP/UNINOVA, FCT, Universidade Nova de Lisboa, Portugal

Biomedical & Wearable Sensors

Date: Thursday, September 14, 2023

Room: Audit. IV

Chair(s): Paul Walsh, *Infineon Technologies*
Mirjana Banjevic, *Sensirion*

A 49nV/ $\sqrt{\text{Hz}}$ 87.8dB-SNDR 4-Channel Digital Active Electrode System for Gel-Free and Motion-Tolerant Wearable EEG Acquisition

Chao Yuan, Yuying Li, Hao Li, Yijie Li, Zhiliang Hong, Jiawei Xu

Fudan University, China

A 3.8 mW 1.9 M Ω / $\sqrt{\text{Hz}}$ Electrical Impedance Tomography Imaging with 28.4 M Ω High Input Impedance and Loading Calibration

Soyeon Um¹, Jaehyuk Lee², Hoi-Jun Yoo¹

¹*Korea Advanced Institute of Science and Technology, Korea;*

²*Samsung Advanced Institute of Technology, Korea*

An Electrical Impedance Spectroscopy IC with a Printable, Fractal Root Textile Sensor for Perspiration Analysis

Yung-Hua Yeh¹, Wei-Cheng Liu¹, Yi-Jie Lin¹, Yu-Siang Chou¹, Yu-Chiao Huang¹, Min-Hua Chang¹, I-Te Lin¹, Yen-Chi Chen², Ying-Chih Liao², Yu-Te Liao¹

¹*National Yang Ming Chiao Tung University, Taiwan;* ²*National Taiwan University, Taiwan*

Memory 2

Date: Thursday, September 14, 2023

Room: Room 5.C

Chair(s): Andrea Redaelli, *STMicroelectronics*

- Integration of HfO₂-Based 3D OxRAM with GAA Stacked-Nanosheet Transistor for High-Density Embedded Memory 117**
- T. Dubreuil, S. Barraud, J.-M. Pedini, J.-M. Hartmann, F. Boulard, A. Sarrazin, A. Charbi, J. Sturm,
A. Lambert, S. Martin, N. Castellani, A. Anotta, A. Magalhaes-Lucas, A. Souhaité, F. Andrieu
CEA-LETI, France

- Understanding the Impact of La Dopant Position on the Ferroelectric Properties of Hafnium Zirconate 121**

Mihaela Ioana Popovici¹, Jasper Bizindavyi¹, Gourab De^{1,2}, Dae Seon Kwon¹,
Gouri Sankar Kar¹, Jan Van Houdt^{1,2}

¹IMEC, Belgium; ²KU Leuven, Belgium

SRAM Digital Computing in Memory

Date: Thursday, September 14, 2023

Room: Audit. IV

Chair(s): Antoine Frappé, *University of Lille, CNRS*

FP-IMC: A 28nm All-Digital Configurable Floating-Point In-Memory Computing Macro

Jyotishman Saikia, Amitesh Sridharan, Injune Yeo, Shreyas Venkataramanaiah,

Deliang Fan, Jae-Sun Seo

Arizona State University, United States

A 16nm 128Kb High-Density Fully Digital in Memory Compute Macro with Reverse SRAM Precharge Achieving 0.36TOPs/mm², 256kB/Mm² and 23.8TOPs/W

Weijie Jiang, Pouya Houshmand, Marian Verhelst, Wim Dehaene

MICAS, Katholieke Universiteit Leuven, Belgium

D6CIM: 60.4-TOPS/W, 1.46-TOPS/mm², 1005-Kb/Mm² Digital 6T-SRAM-Based Compute-in-Memory Macro Supporting 1-to-8b Fixed-Point Arithmetic in 28-nm CMOS

Jonghyun Oh, Chuan-Tung Lin, Mingoo Seok

Columbia University, United States

A 2Mbit Digital In-Memory Computing Matrix-Vector Multiplier for DNN Inference Supporting Flexible Bit Precision and Matrix Size Achieving 612 Binary TOPS/W

Mohit Gupta¹, Stefan Cosemans¹, Peter Debacker², Wim Dehaene³

¹*Axelera AI, Belgium; ²IMEC, Belgium; ³Katholieke Universiteit Leuven, Belgium*

microASR: 32-µW Real-Time Automatic Speech Recognition Chip Featuring a Bio-Inspired Neuron Model and Digital SRAM-Based Compute-in-Memory Hardware

Dewei Wang¹, Jonghyun Oh¹, Gregory K. Chen², Phil Knag²,

Ram K. Krishnamurthy², Mingoo Seok¹

¹*Columbia University, United States; ²Intel Corporation, United States*

ESSDERC Keynote 3: Kenneth O

Date: Thursday, September 14, 2023

Room: Audit. I

Chair(s): Arantxa Ori, *Universidad de Zaragoza*

Silicon Technology Innovation Opportunities for Applications at 0.1 to 1 THz beyond That for Transistors 125

Kenneth K. O, Muhammad Awais, Salahuddin Tariq, Matthew Stark, Suprovo Ghosh,

Farooq Muhammad Musab, Behnam Pouya, Haidong Guo, Goutham Murugesan,

Suhwan Lee, Sarfraz Shariff, Walter Sosa Portillo, Frank Zhang

University of Texas at Dallas, United States

Optoelectronic Device Modeling

Date: Thursday, September 14, 2023

Room: Audit. II

Chair(s): Wladek Grabinski, *CMC, Switzerland*

Fabian Bufler, *IMEC, Belgium*

Near-IR Response of Highly-Strained Si Photodetector Linking

First Principles and TCAD 132

Nicolas Roisin, Jean-Pierre Raskin, Denis Flandre

Université Catholique de Louvain, Belgium

SPICE Model of SPAD Transient Intrinsic Response Validated Using

Mixed-Mode TCAD Simulations 136

Tom Klauner¹, Iman Sabri Alirezai², Nicolas Roisin¹, Nicolas André¹, Denis Flandre¹

¹*Université Catholique de Louvain, Belgium; ²TE Connectivity, Germany*

Extended Temperature Modeling of InGaAs/InP SPADs 140

E. Kizilkan¹, U. Karaca¹, V. Pešić¹, M.-J. Lee², C. Bruschini¹, A.J. SpringThorpe³, A.W. Walker³,
C. Flueraru³, O.J. Pitts³, E. Charbon¹

¹*École Polytechnique Fédérale de Lausanne, Switzerland; ²Korea Institute of Science and Technology, Korea; ³National Research Council Canada, Canada*

Direct Measurements and Modeling of Avalanche Dynamics and

Quenching in SPADs 144

D. Rideau¹, W. Uhring³, R.A. Bianchi¹, R. Helleboid¹, G. Mugny¹, J. Grebot¹, J.R. Manouvrier¹,
R. Neri¹, F. Brun¹, M. Dolatpoor Lakeh³, S. Rink³, J-B. Kammerer³, C. Lallement³, E. Lacombe¹,
D. Golanski¹, B. Rae², T.M. Bah¹, F. Twaddle², V. Quenette¹, G. Marchand¹, C. Buj⁴, R. Fillon¹,
Y. Henrion¹, I. Nicholson², M. Agnew², M. Basset¹, R. Perrier¹, M. Al-Rawhani², B. Mamdy¹,
S. Pellegrin², G. Gouget¹, P. Maciazek², A. Juge¹, A. Dartigues¹, H. Wehbe Alause¹

¹*STMicroelectronics, France; ²STMicroelectronics, United Kingdom; ³ICube Laboratory, Université de Strasbourg, France; ⁴CEA-LETI, France*

ADC & RF Interface

Date: Thursday, September 14, 2023

Room: Audit. IV

Chair(s): Georgi Radulov, *TU Eindhoven*
Antoine Dupret, *CEA*

An RF MEMS Sensor Driver/Readout SoC with Resonant Frequency Shift and Closed-Loop Envelope Regulation for Microplastic Detection

Seung-Beom Ku¹, Kwonhong Lee^{1,2}, Han-Sol Lee¹, Kyeongho Eom¹, Minju Park¹, Jinhyoung Kim², Cheolung Cha², Hyung-Min Lee¹

¹*Korea University, Korea*; ²*Korea Electronics Technology Institute, Korea*

A 22dBA Digital Optical MEMS Microphone

Niccolò de Milleri¹, Andreas Wiesbauer¹, Andrea Baschirotto²

¹*Infineon Technologies Austria AG, Austria*; ²*Università degli Studi di Milano-Bicocca, Italy*

A Monolithically Integrated Electronic-Photonic Front-End Utilizing Micro-Ring Modulators for Large-Scale MM-Wave Sensing

Ruocheng Wang¹, Manuj Singh², Deniz Onural², Sidney Buchbinder¹, Hayk Gevorgyan², Miloš A. Popović², Vladimir Stojanović¹

¹*University of California, Berkeley, United States*; ²*Boston University, United States*

A Linearity Improvement Method for CIS Column-Parallel SAR ADC Using Two-Step Conversion

Jaekyung Lee¹, Albert Theuwissen^{1,2}

¹*Delft University of Technology, Netherlands*; ²*Harvest Imaging, Belgium*

Power & RF Devices: From Substrate to Packaging

Date: Thursday, September 14, 2023

Room: Room 5.B

Chair(s): Susanna Reggiani, *University of Bologna*
Mikael Östling, *KTH*

RF Performance of Standard, High-Resistivity and Trap-Rich Silicon Substrates Down to Cryogenic Temperature 148

Q. Berlingard^{1,2}, M. Moulin¹, J.-P. Michel¹, T. Fache¹, I. Charlet¹, C. Plantier¹, Z. Chalupa¹,
J. Lugo-Alvarez¹, J.-P. Raskin³, L. Hutin¹, M. Cassé¹

¹*CEA-LETI, France*; ²*CNRS IMEP-LAHC, France*; ³*Université Catholique de Louvain, Belgium*

A Composite AlGaN/cGaN Back Barrier for MM-Wave GaN-on-Si HEMTs 152

Rana ElKashlan^{1,2}, Hao Yu¹, Ahmad Khaled¹, Sachin Yadav¹, Uthayasankaran Peralagu¹,
AliReza Alian¹, Nadine Collaert¹, Piet Wambacq^{1,2}, Bertrand Parvais^{1,2}

¹*IMEC, Belgium*; ²*Vrije Universiteit Brussel, Belgium*

Characterization and Modeling of High Voltage MOS Robustness during Recirculation in Smart Power Technologies 156

Michele Basso, Marco Sambi, Andrea Marcovati

STMicroelectronics, Italy

Modeling the Temperature Dependence of TDDB in Galvanic Isolators Based on Polymeric Dielectrics 160

J.L. Mazzola¹, M. Greatti¹, C. Monzio Compagnoni¹, A.S. Spinelli¹, V. Marano¹, M. Lauria¹,
D. Paci², F. Speroni², G. Malavena¹

¹*Politecnico di Milano, Italy*; ²*STMicroelectronics, Italy*

Late Paper Entry

**NPN Si/SiGe Memory Selector with Non-linearity >105 and ON-current
 $>6\text{MA}/\text{cm}^2$** 164

Gaspard Hiblot, Taras Ravsher, Roger Loo, Bhuvaneshwari Yengula Venkata Ramana,
Nathali Franchina Vergel, Andrea Fantini, Shamin Houshmand Sharifi, Nina Bazzazian,
Kurt Wostyn, Loris Angelo Labbate, Sebastien Couet, Gouri Sankar Kar

IMEC, Belgium