

# **2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI 2023)**

**Rio de Janeiro, Brazil  
28 August - 1 September 2023**



**IEEE Catalog Number: CFP23237-POD  
ISBN: 979-8-3503-1835-7**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23237-POD
ISBN (Print-On-Demand):	979-8-3503-1835-7
ISBN (Online):	979-8-3503-1834-0

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

## Introductory Section

Foreword	viii
Organization Committee	ix
Technical Program Committee	x

## Tutorials

Design of Supply Regulators for High Efficiency RF Transmitters. Jose Silva-Martinez, Texas A&M University, College Station, USA	xii
Electronic Physical Design Automation - Fundamentals and Challenges. Ricardo Reis, Universidade Federal do Rio Grande do Sul, Brazil	xiii
Approximate Computing: Advanced VLSI Design Techniques for Energy-Efficient CMOS Accelerators. Sergio Bampi, Universidade Federal do Rio Grande do Sul, Brazil	xiv

## Keynote Speakers

Recent projects at the intersections of art, science and technology. Otavio Schipper	xvii
On-Chip Sensing with Monolithically Integrated Quantum Cascade Devices. Gottfried Strasser, TU-Wien, Austria	xviii
Efficient and Trustworthy AI at the Edge. Peter Beerel, University of Southern California, USA	xix
Advanced SOI-based MOSFETs for Analog and RF applications: electrical characterization perspectives. Valeriya Kilchytska, Université Catholique de Louvain, Belgium	xx
Cross-Layer Security of Embedded and Cyber-Physical Systems. Mohammad Abdullah Al Faruque, University of California Irvine, USA	xxi

## Session 1: Analog and Mixed Signal Circuits

Chair: Sandro Ferreira

- 1.1 A Wireless Weatherproof Acoustic Sensor System to Detect Anomalies in Substation Power Transformers** 1  
Gabriel T. Gialluca, Gustavo T. Gialluca, Bruno Masiero, Eduardo R. de Lima, Larissa M. Almeida and Fabiano Fruett
- 1.2 Evaluation and Comparison of Offset Compensation Techniques for a Multi-Stage Comparator** 7  
Beatriz E. H. Rezende, João L. J. Brum, Martina C. Rodrigues, Lucas Compassi-Severo, Alessandro G. Girardi, William Prodanov and Paulo C. C. de Aguirre
- 1.3 Revisiting the Ultra-Low Power Electronic Neuron Towards a Faithful Biomimetic Behavior** 13  
Théo P. Rioufol, Zalfa Jouni, Thomas Soupizet and Pietro M. Ferreira
- 1.4 Voltage Regulator with Ellipsoidal Transistors** 19  
Marcos P. Braga de Lima, Fernando Barúqui and Carlos F. T. Soares

## Session 2: Digital Circuits and Applications I

Chair: Mateus Grellert

- 2.1 A Hardware Design for the Multi-Transform Module of the Versatile Video Coding Standard** 23  
Bianca Silveira, Daniel Palomino, Cláudio Diniz and Guilherme Corrêa
- 2.2 Evaluation of Imprecise Subtractors into Test Zone Search for VVC Encoding** 29  
Rafael Ferreira, Luciano Agostini, Cláudio Diniz and Bruno Zatt
- 2.3 4K UHD@60fps Design for the VVC Affine Motion Estimation Reconstructor** 35  
Marcello M. Muñoz, Denis Maass, Murilo Perleberg, Luciano Agostini, Guilherme Corrêa and Marcelo Porto
- 2.4 An Energy-Efficient Interpolation Unit targeting VVC Encoders with Approximate Adder** 41  
Rafael da Silva, Mateus Grellert and Ricardo Reis

## Session 3: EDA, Test and Reliability - I

Chair: José L. Güntzel

- 3.1 FPGA Placement: Dynamic Decision Making Via Machine Learning** 47  
Timothy Martin, Charlotte Barnes, Gary Grewal and Shawki Areibi
- 3.2 A Non-Blocking Multistage Interconnection using Regular Clock Schemes for QCA Circuits** 53  
Stefan T. Couperus Leal, Michael Canesche, Omar P. Vilela Neto, Ricardo S. Ferreira and José A. M. Nacif
- 3.3 Effect of Unique Table Implementation in the Performance of BDD Packages** 59  
João P. Nespolo, Renato D. Peralta, Paulo F. Butzen and André I. Reis

## Session 4: SoC, NoC and Reconfigurable Circuits

Chair: José A. M. Nacif

- 4.1 Implementation of Image Averaging on DRRA and DiMArch Architectures** 65  
Pudi Dhilleswararao, Goudu Vamsi, Srinivas Boppu, Ritika Ratnu and Ahmed Hemani
- 4.2 Design of an Advanced System-on-Chip Architecture for Chaotic Image Encryption** 71  
Arthur M. Lima, Lucas G. Nardo, Erivelton Nepomuceno, Janier Arias-Garcia and Jones Yudi
- 4.3 Secure Network Interface for Protecting IO Communication in Many-cores** 77  
Gustavo Comarú, Rafael Follmann Faccenda, Luciano L. Caimi and Fernando G. Moraes
- 4.4 Hardware Implementation of a Sliding Detection Algorithm for Robotic Hands Using Force Sensors** 83  
Jose Mendonza-Peñaloza and Daniel M. Muñoz
- 4.5 Energy and Computing Assessment of Video Processing Kernels on CPU and FPGA platforms** 89  
Fillipi Mangrich, João G. F. Foes, Guilherme Correa, Ismael Seidel and Mateus Grellert

- 4.6 FPGA-Based Brain-Computer Interface System for Real-Time Eye State Classification 95**  
Christian A. Acuña, Christian Flores and Jimmy Tarrillo

## **Session 5: Radio Frequency Circuits**

Chair: Francisco de Assis Brito Filho

- 5.1 A 1.2 V, 80-230 MHz, 1.75 mW Phase Locked Loop N-Integer Clock Synthesizer 101**  
Mateus Castro, Leonardo S. Moraes, Fabio K. Pereira and Eduardo R. Lima
- 5.2 A 24.25-30.5GHz Fully Integrated SiGe Phase Shifter/VGA/Power Amplifier in 0.13 $\mu$ m BiCMOS Technology for 5G Beamforming Applications 106**  
Anaïs Tourissaud, Eric Kerhervé, Nathalie Deltimple, Steeven Voisin and Romain Mathieu
- 5.3 Design of Oscillator and Charge Pump for the Startup of Ultra-Low-Voltage Energy Harvesters 112**  
Franciele Nornberg, Marcio B. Machado, Rafael L. Radin, Carlos Galup-Montoro and Marcio C. Schneider
- 5.4 Jitter Noise Impact on Analog Spiking Neural Networks: STDP Limitations 117**  
Zalfa Jouni, Théo P. Rioufol, Siqi Wang, Aziz Benlarbi-Delai and Pietro M. Ferreira
- 5.5 Study of an Avalanche Compensation Mirror for SiGe High Performance Power Amplifiers dedicated to 5G applications 123**  
Anaïs Tourissaud, Eric Kerhervé, Nathalie Deltimple and Romain Mathieu

## **Session 6: EDA, Test and Reliability - II**

Chair: Fernando G. Moraes

- 6.1 Addressing Single-Event-Multiple-Transient Faults in Asynchronous RH-Click Controllers 129**  
Felipe A. Kuentzer, Christos Georgakidis, Christos Sotiriou and Milos Krstic

<b>6.2</b>	<b>Memory Controller with Adaptive ECC for Reliable System Operation</b>	<b>135</b>
	Marco P. Stefani, César A. M. Marcon, Felipe Silva and Jarbas Silveira	
<b>6.3</b>	<b>A Detailed Electrical Analysis of SEE on 28 nm FDSOI SRAM Architectures</b>	<b>141</b>
	Cleiton M. Marques, Leonardo H. Brendler, Frédéric Wrobel, Alexandra L. Zimpeck, Walter E. C. Bartra, Paulo F. Butzen and Cristina Meinhardt	
<b>6.4</b>	<b>Towards a Machine Learning based Method for Indirect Test Generation of Mixed-Signal Circuits</b>	<b>147</b>
	Állan F. G. Ferreira, Lucas B. Zilch, Vinícius Navarro, Marcelo S. Lubaszewski and Tiago R. Balen	
<b>6.5</b>	<b>Power and Performance Costs of Radiation-hardened ML Inference Models Running on Edge Devices</b>	<b>153</b>
	Geancarlo Abich, Anderson I. Silva, Jonas Gava, Altamiro A. Susin, Ricardo Reis and Luciano Ost	
<b>6.6</b>	<b>ATMR Design by Construction based on Two-level ALS</b>	<b>159</b>
	Gabriel Ammes, Guilherme B. Manske, Paulo F. Butzen, André I. Reis and Renato P. Ribas	

## **Session 7: Visual Signal Processing Systems**

Chair: Cláudio Diniz

<b>7.1</b>	<b>Estimating Software and Hardware Video Decoder Energy Using Software Decoder Profiling</b>	<b>165</b>
	Matthias Kränzler, André Kaup and Christian Herglotz	
<b>7.2</b>	<b>A New Approach to Video Coding Leveraging Hybrid Coding and Video Frame Interpolation</b>	<b>171</b>
	André B. Bräscher, Gabriela F. da Silveira, Luiz H. Cancellier, Ismael Seidel, Mateus Grellert and José L. Güntzel	
<b>7.3</b>	<b>Low-Energy and Reduced-Area Hardware Architecture for the Versatile Video Coding FME</b>	<b>177</b>
	Vanio R. Filho, Ismael Seidel, Nicole Citadin, Marcio Monteiro, Mateus Grellert and José L. Güntzel	

- 7.4 An UHD 4K@120fps Hardware for the VVC Prediction Refinement with Optical Flow 183**  
Murilo Perleberg, Marcello M. Muñoz, Denis Maass, Vladimir Afonso, Luciano Agostini and Marcelo Porto

## **Session 8: Digital Circuits and Applications II**

Chair: Luciano Agostini

- 8.1 Assessment of Lightweight Cryptography Algorithms on ARM Cortex-M Processors 189**  
Nicolas Moura, Joaquim Lucena, Eduardo Pereira, Ney Calazans, Luciano Ost, Fernando G. Moraes and Rafael Garibotti
- 8.2 Improving the Efficiency of Cryptography Algorithms on Resource Constrained Embedded Systems via RISC-V Instruction Set Extensions 195**  
Carlos G. A. Gewehr and Fernando G. Moraes
- 8.3 Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V 201**  
Willian A. Nunes, Marcos L. L. Sartori, Matheus T. Moreira, Fernando G. Moraes and Ney Calazans
- 8.4 Exploring Nanomagnetic Logic with Bennett Clocking 207**  
Pedro A. Silva, Jeferson F. Chaves, José A. M. Nacif, Ricardo S. Ferreira and Omar P. Vilela Neto
- 8.5 AV1 Residual Syntax Elements Assessment and Efficient VLSI Architecture 213**  
Jiovana Gomes, Rodrigo N. Wuerdig, Fábio L. L. Ramos and Sergio Bampi
- 8.6 New Modified 4:2 Approximate Compressors for Low-power Applications 219**  
Vinícius Zanandrea and Cristina Meinhardt