2023 IEEE 36th International System-on-Chip Conference (SOCC 2023)

Santa Clara, California, USA **5-8 September 2023**



IEEE Catalog Number: CFP23ASI-POD **ISBN:**

979-8-3503-0012-3

Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP23ASI-POD
ISBN (Print-On-Demand):	979-8-3503-0012-3
ISBN (Online):	979-8-3503-0011-6
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

2023 IEEE 36th International System-on-Chip Conference (SOCC) September 05-08, 2023 Santa Clara, CA, USA

Table of ContentsMessage from IEEE SOCC General ChairsMessage from IEEE SOCC Technical ChairsIEEE SOCC Organising CommitteeIEEE SOCC Technical Program CommitteeConference ProgrammeKeynote Speakers

Papers:

An Enhanced 1440 Coupled CMOS Oscillator Network to Solve Combinatorial Optimization Problems Markus Graber, Klaus Hofmann	1
Prime Factorization Based on Multiple Quantum Annealings on Partial Constraints with Analytical Variable Reduction Xinyi Guo, Geguang Miao, Shinichi Nishizawa, Shinji Kimura	7
Investigation of Communication Overhead of SoC Lookaside Accelerators Alperen Bolat, Fahad Siddiqui, Sakir Sezer, Kasim Tasdemir, Rafiullah Khan	13
Enabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory Ben Perach, Ronny Ronen, Shahar Kvatinsky	19
A Standard Cell Memory Based on 2T Gain Cell DRAM for Memory-Centric Accelerator Design Tai-Feng Chen, Yutaka Masuda, Tohru Ishihara	25
AC-Logic Family for Smart Dust and IoT Applications Hamza Saleem, Lubna Shah, Abdur Rehman, Hassan Saif, Rashad Ramzan	31

High Precision Winner-Take-All Circuit for Neural Networks Bijay Raj Paudel, Haibo Wang, Spyros Tragoudas, Omkar Rijal	36
M-Party: A Secure Dynamic Cache Partitioning by More than Two Parties Lin Yuan-Tai, Chin-Yu Sun, TingTing Hwang	42
An Efficient Hardware Design for Fast Implementation of HQC Chen Li, Suwen Song, Jing Tian, Zhongfeng Wang, Cetin Kaya Koc	48
A Runtime Security Monitoring Architecture for Embedded Hypervisors Henry Hui, Kieran McLaughlin, Fahad Siddiqui, Sakir Sezer, Sena B Yengec Tasdemir, Balmukund Sonigara	54
PRIDES: A Power Rising Descending Signature for Improving IoT Security Ashish Mahanta, Haibo Wang	60
European Processor Initiative Demonstration of Integrated Semi-Autonomous Driving System	66
Daniel Hofman, Mario Brcic, Mario Kovac, Tim Hotfilter, Juergen Becker, Dominik Reinhardt, Sorin Grigorescu, Renaud Stevens, Tien Tu Vu	
A Comparative Analysis of Security Patterns for Enhanced Security in Safety- Critical Systems	72
Sena B Yengec Tasdemir, Fahad Siddiqui, Sakir Sezer, Henry Hui, Kieran McLaughlin, Balmukund Sonigara	
XANDAR: V&V Approach for Safety-Critical Systems in Automotive and Avionics Use Cases	78
Balmukund Sonigara, Fahad Siddiqui, Henry Hui, Sena B Yengec Tasdemir, Sakir Sezer, Kieran McLaughlin, Raphael Weber, Konstantinos Antonopoulos, Christos Panagiotou, Christos P. Antonopoulos, Georgios Keramidas, Nikolaos Voros	
RECS: A Scalable Platform for Heterogeneous Computing	84
Kevin Mika, Florian Porrmann, Nils Kucza, René Griessl, Jens Hagemeyer	
DE-C3: Dynamic Energy-Aware Compression for Computing-In-Memory-Based Convolutional Neural Network Acceleration	90
Guan-Wei Wu, Cheng-Yang Chang, An-Yeu Wu	
DEA-NIMC: Dynamic Energy-Aware Policy for Near/In-Memory Computing Hybrid Architecture	96
Yu-Cheng Wu, Chi-Tse Huang, An-Yeu Wu	
EvoSh: Evolutionary Search with Shaving to Enable Power-Latency Tradeoff in Deep Learning Computing on Embedded Systems Basar Kutukcu, Sabur Baidya, Anand Raghunathan, Sujit Dey	102

Power-Efficient and Programmable Hashing Accelerator for Massive Message Processing	108
Thi Sang Duong, Hoai Luan Pham, Vu Trung Duong Le, Thi Hong Tran, Yasuhiko Nakashima	
Hardware Security in the Internet of Things: A Survey Sonia Akter, Kasem Khalil, Magdy Bayoumi	114
Hardware Specification Aware Timing Side Channel Security Analysis Prabuddha Chakraborty, Tasneem Suha, Swarup Bhunia	120
μThingNet: Leveraging Fine-Grained Power Analysis Towards A Robust Zero- Day Defender Zhuoran Li, Danella Zhao	126
Pin Accessibility Improvement with Hit-Point Distribution Metrics for Sub-4nm Standard Cell	132
Jaeha Lee, Seungmin Lee, Hyeongkyu Kim, Taejun Yoo, Minjung Park, Seiseung Yoon	
Debanking Techniques on Multi-Bit Flip-Flops for Reinforcing Useful Clock Skew Scheduling Jaewan Yang, Taewhan Kim	138
Quadrature RF-Only Logic Family for Single-Chip Self-Powered Transceivers Rashad Ramzan, Azam Beg, Arsalan S Jawed, Aaquib Muhammad, Junaid Muhammad	144
FDSOI Process Based MIV-Transistor Utilization for Standard Cell Designs in Monolithic 3D Integration Madhava Sarma Venuri, Umamabeswara Tida	149
Dual Sawtooth-Based Delay Locked Loops for Heterogeneous 3-D Clock Networks	155
Andres A Ayes, Eby Friedman	
P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs Dima Al Saleh, Yousef Safari, Fahad Rahman Amik, Boris Vaisband	160
Covert Communication Attacks in Chiplet-Based 2.5-D Integration Systems Yerzhan Mustafa, Selcuk Köse	166
Thermal Integrity of ReRAM-Based Near-Memory Computing in 3D Integrated DNN Accelerators	172
Abrar Abdurrob, Emre Salman, Jack Lombardi	

Vertical Power Delivery for Emerging Packaging and Integration Platforms - Power Conversion and Distribution	178
Sriharini Krishnakumar, Inna Partin-Vaisband	
Towards Hardware-Software Self-Adaptive Acceleration of Spiking Neural Networks on Reconfigurable Digital Hardware Brian Pachideh, Christian Zielke, Sven Nitzsche, Juergen Becker	184
LiteAIR5: A System-Level Framework for the Design and Modeling of AI- Extended RISC-V Cores	190
Yimin Gao, Sergiu Mosanu, Mohammad Nazmus Sakib, Vaibhav Verma, Xinfei Guo, Mircea Stan	
CNNET: A Configurable Hardware Accelerator for Efficient Inference of 8-Bit Fixed-Point CNNs Christie Agbalessi, Mark Indovina	196
Leveraging Mixed-Precision CNN Inference for Increased Robustness and Energy Efficiency	202
Tim Hotfilter, Julian Hoefer, Philipp Merz, Fabian Kreß, Fabian Kempf, Tanja Harbaum, Juergen Becker	
Thin-Film Memristors and Memcapacitors for 3D Integration of Neuromorphic Systems	208
Mutsumi Kimura, Shu Shiomi, Norito Komai, Iwagi Etsuko, Tomoharu Yokoyama, Yuma Ishisaki, Tokiyoshi Matsuda, Hidenori Kawanishi	
Time-Domain Subtractive Readout Scheme for Scalable Capacitive Analog In- Memory Computing	214
Reon Oshio, Takumi Kuwahara, Mutsumi Kimura, Yasuhiko Nakashima	
On the Viability of Using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators	220
Zheyu Yan, Yifan Qin, Xiaobo Sharon Hu, Yiyu Shi	
A Low Latency Spiking Neural Network with Improved Temporal Dynamics Yunpeng Yao, Yirong Kan, Guangxian Zhu, Renyuan Zhang	226
A Non-Deterministic Training Approach for Memory-Efficient Stochastic Neural Networks	232
Babak Gol Babaei, Guangxian Zhu, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima	
Approximate Logarithmic Multipliers Using Half Compensation with Two Line Segments	238
Renya Makimoto, Takashi Imagawa, Hiroyuki Ochi	

Approximate Accelerators: A Case Study Using Runtime Reconfigurable Processors	244
Fabian Lesniak, Tanja Harbaum, Juergen Becker	
A Hardware-Efficient Approximate Multiplier Combining Inexact Same-Weight N:2 Compressors and Remapping Logic with Error Recovery Renrui Duan, Mingtao Zhang, Yi Guo, Shinichi Nishizawa, Shinji Kimura	250
An 8-Point Approximate DCT Design with Optimized Signed Digit Encoding Zekun Wang, Shinichi Nishizawa, Shinji Kimura	256

Posters:

A Bit-Width Reducing Method for Ising Models Guaranteeing the Ground-State Output	262
Yuta Yachi, Masashi Tawada, Nozomu Togawa	
A Delay and Power Efficient Voltage Level Shifter with Low Leakage Power Mehdi Saberi, Alexandre Schmid, Zahra Ghasemzadeh	268
An Investigation of Machine Learning Algorithms for High-Bandwidth SQL Injection Detection Utilising BlueField-3 DPU Technology	273
Kasım Tasdemir, Ratiulian Khan, Fanad Siddiqui, Sakir Sezer, Fatih Kurugoliu, Alperen Bolat	
An Optically Reconfigurable Gate Array VLSI Driven by an Unstabilized Power Supply Unit	279
Masashi Tsujino, Minoru Watanabe, Nobuya Watanabe	
BLTESTI: Benchmarking Lightweight TinyJAMBU on Embedded Systems for Trusted IoT	284
Mohamed El-Hadedy, Wen-Mei Hwu, Shahzman Saqib, Russell Hua, Kazutomo Yoshii, Martin Margala	
Deep Neural Network-Based Accelerators for Repetitive Boolean Logic Evaluation	290
Danushka Senarathna, Spyros Tragoudas	
Evaluation of Application-Independent Unbiased Approximate Multipliers on Quantized Convolutional Neural Networks	296
Mingtao Zhang, Ke Ma, Renrui Duan, Shinichi Nishizawa, Shinji Kimura	

Experience Migrating OpenCL to SYCL: A Case Study on Searches for Potential Off-Target Sites of Cas9 RNA-Guided Endonucleases on AMD GPUs Zheming Jin, Jeffrey S Vetter	302
Fine-Grained Transistor-Level QDI Asynchronous Crossbar Switch	308
Shahzad Haider, Ke Hu, Song Chen	
HierArch: A Cluster-Based DNN Accelerator with Hierarchical Buses for Design Space Exploration	313
Jyun-Siou Huang, Ting-Han Chou, Juin-Ming Lu, Chih-Tsun Huang, Jing-Jia Liou	
Spiking Neural Networks Design-Space Exploration Platform Supporting Online and Offline Learning	319
Moamen El-Masry, Sohaib Anees, Robert Weigel	
VLFF - A Very Low-Power Flip-Flop with Only Two Clock Transistors	324
Yugal K Maheshwari, Manoj Sachdev	
ZodiacMSM: A Heterogeneous, Multi-Node and Scalable Multi-Scalar Multiplication System for Zero Knowledge Proof Acceleration Yiyang Xu, DaHong Qian	330

Extended Abstracts:

336
338
340