

2023 IEEE 36th International System-on-Chip Conference (SOCC 2023)

**Santa Clara, California, USA
5-8 September 2023**



**IEEE Catalog Number: CFP23ASI-POD
ISBN: 979-8-3503-0012-3**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23ASI-POD
ISBN (Print-On-Demand):	979-8-3503-0012-3
ISBN (Online):	979-8-3503-0011-6
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

2023 IEEE 36th International System-on-Chip Conference (SOCC)

September 05-08, 2023

Santa Clara, CA, USA

Table of Contents

Message from IEEE SOCC General Chairs

Message from IEEE SOCC Technical Chairs

IEEE SOCC Organising Committee

IEEE SOCC Technical Program Committee

Conference Programme

Keynote Speakers

Papers:

An Enhanced 1440 Coupled CMOS Oscillator Network to Solve Combinatorial Optimization Problems	1
<i>Markus Graber, Klaus Hofmann</i>	
Prime Factorization Based on Multiple Quantum Annealings on Partial Constraints with Analytical Variable Reduction	7
<i>Xinyi Guo, Geguang Miao, Shinichi Nishizawa, Shinji Kimura</i>	
Investigation of Communication Overhead of SoC Lookaside Accelerators	13
<i>Alperen Bolat, Fahad Siddiqui, Sakir Sezer, Kasim Tasdemir, Rafiullah Khan</i>	
Enabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory	19
<i>Ben Perach, Ronny Ronen, Shahar Kvatinsky</i>	
A Standard Cell Memory Based on 2T Gain Cell DRAM for Memory-Centric Accelerator Design	25
<i>Tai-Feng Chen, Yutaka Masuda, Tohru Ishihara</i>	
AC-Logic Family for Smart Dust and IoT Applications	31
<i>Hamza Saleem, Lubna Shah, Abdur Rehman, Hassan Saif, Rashad Ramzan</i>	

High Precision Winner-Take-All Circuit for Neural Networks	36
<i>Bijay Raj Paudel, Haibo Wang, Spyros Tragoudas, Omkar Rijal</i>	
M-Party: A Secure Dynamic Cache Partitioning by More than Two Parties	42
<i>Lin Yuan-Tai, Chin-Yu Sun, TingTing Hwang</i>	
An Efficient Hardware Design for Fast Implementation of HQC	48
<i>Chen Li, Suwen Song, Jing Tian, Zhongfeng Wang, Cetin Kaya Koc</i>	
A Runtime Security Monitoring Architecture for Embedded Hypervisors	54
<i>Henry Hui, Kieran McLaughlin, Fahad Siddiqui, Sakir Sezer, Sena B Yengec Tasdemir, Balmukund Sonigara</i>	
PRIDES: A Power Rising Descending Signature for Improving IoT Security	60
<i>Ashish Mahanta, Haibo Wang</i>	
European Processor Initiative Demonstration of Integrated Semi-Autonomous Driving System	66
<i>Daniel Hofman, Mario Brcic, Mario Kovac, Tim Hotfilter, Juergen Becker, Dominik Reinhardt, Sorin Grigorescu, Renaud Stevens, Tien Tu Vu</i>	
A Comparative Analysis of Security Patterns for Enhanced Security in Safety-Critical Systems	72
<i>Sena B Yengec Tasdemir, Fahad Siddiqui, Sakir Sezer, Henry Hui, Kieran McLaughlin, Balmukund Sonigara</i>	
XANDAR: V&V Approach for Safety-Critical Systems in Automotive and Avionics Use Cases	78
<i>Balmukund Sonigara, Fahad Siddiqui, Henry Hui, Sena B Yengec Tasdemir, Sakir Sezer, Kieran McLaughlin, Raphael Weber, Konstantinos Antonopoulos, Christos Panagiotou, Christos P. Antonopoulos, Georgios Keramidas, Nikolaos Voros</i>	
RECS: A Scalable Platform for Heterogeneous Computing	84
<i>Kevin Mika, Florian Pormann, Nils Kucza, René Griessl, Jens Hagemeyer</i>	
DE-C3: Dynamic Energy-Aware Compression for Computing-In-Memory-Based Convolutional Neural Network Acceleration	90
<i>Guan-Wei Wu, Cheng-Yang Chang, An-Yeu Wu</i>	
DEA-NIMC: Dynamic Energy-Aware Policy for Near/In-Memory Computing Hybrid Architecture	96
<i>Yu-Cheng Wu, Chi-Tse Huang, An-Yeu Wu</i>	
EvoSh: Evolutionary Search with Shaving to Enable Power-Latency Tradeoff in Deep Learning Computing on Embedded Systems	102
<i>Basar Kutukcu, Sabur Baidya, Anand Raghunathan, Sujit Dey</i>	

Power-Efficient and Programmable Hashing Accelerator for Massive Message Processing	108
<i>Thi Sang Duong, Hoai Luan Pham, Vu Trung Duong Le, Thi Hong Tran, Yasuhiko Nakashima</i>	
Hardware Security in the Internet of Things: A Survey	114
<i>Sonia Akter, Kasem Khalil, Magdy Bayoumi</i>	
Hardware Specification Aware Timing Side Channel Security Analysis	120
<i>Prabuddha Chakraborty, Tasneem Suha, Swarup Bhunia</i>	
μThingNet: Leveraging Fine-Grained Power Analysis Towards A Robust Zero-Day Defender	126
<i>Zhuoran Li, Danella Zhao</i>	
Pin Accessibility Improvement with Hit-Point Distribution Metrics for Sub-4nm Standard Cell	132
<i>Jaeha Lee, Seungmin Lee, Hyeongkyu Kim, Taejun Yoo, Minjung Park, Seiseung Yoon</i>	
Debanking Techniques on Multi-Bit Flip-Flops for Reinforcing Useful Clock Skew Scheduling	138
<i>Jaewan Yang, Taewhan Kim</i>	
Quadrature RF-Only Logic Family for Single-Chip Self-Powered Transceivers	144
<i>Rashad Ramzan, Azam Beg, Arsalan S Jawed, Aaquib Muhammad, Junaid Muhammad</i>	
FDSOI Process Based MIV-Transistor Utilization for Standard Cell Designs in Monolithic 3D Integration	149
<i>Madhava Sarma Vemuri, Umamaheswara Tida</i>	
Dual Sawtooth-Based Delay Locked Loops for Heterogeneous 3-D Clock Networks	155
<i>Andres A Ayes, Eby Friedman</i>	
P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs	160
<i>Dima Al Saleh, Yousef Safari, Fahad Rahman Amik, Boris Vaisband</i>	
Covert Communication Attacks in Chiplet-Based 2.5-D Integration Systems	166
<i>Yerzhan Mustafa, Selcuk Köse</i>	
Thermal Integrity of ReRAM-Based Near-Memory Computing in 3D Integrated DNN Accelerators	172
<i>Abrar Abdurrob, Emre Salman, Jack Lombardi</i>	

Vertical Power Delivery for Emerging Packaging and Integration Platforms - Power Conversion and Distribution	178
<i>Sriharini Krishnakumar, Inna Partin-Vaisband</i>	
Towards Hardware-Software Self-Adaptive Acceleration of Spiking Neural Networks on Reconfigurable Digital Hardware	184
<i>Brian Pachideh, Christian Zielke, Sven Nitzsche, Juergen Becker</i>	
LiteAIR5: A System-Level Framework for the Design and Modeling of AI-Extended RISC-V Cores	190
<i>Yimin Gao, Sergiu Mosanu, Mohammad Nazmus Sakib, Vaibhav Verma, Xinfei Guo, Mircea Stan</i>	
CNNET: A Configurable Hardware Accelerator for Efficient Inference of 8-Bit Fixed-Point CNNs	196
<i>Christie Agbalessi, Mark Indovina</i>	
Leveraging Mixed-Precision CNN Inference for Increased Robustness and Energy Efficiency	202
<i>Tim Hotfilter, Julian Hofer, Philipp Merz, Fabian Kreß, Fabian Kempf, Tanja Harbaum, Juergen Becker</i>	
Thin-Film Memristors and Memcapacitors for 3D Integration of Neuromorphic Systems	208
<i>Mutsumi Kimura, Shu Shiomi, Norito Komai, Iwagi Etsuko, Tomoharu Yokoyama, Yuma Ishisaki, Tokiyoshi Matsuda, Hidenori Kawanishi</i>	
Time-Domain Subtractive Readout Scheme for Scalable Capacitive Analog In-Memory Computing	214
<i>Reon Oshio, Takumi Kuwahara, Mutsumi Kimura, Yasuhiko Nakashima</i>	
On the Viability of Using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators	220
<i>Zheyu Yan, Yifan Qin, Xiaobo Sharon Hu, Yiyu Shi</i>	
A Low Latency Spiking Neural Network with Improved Temporal Dynamics	226
<i>Yunpeng Yao, Yirong Kan, Guangxian Zhu, Renyuan Zhang</i>	
A Non-Deterministic Training Approach for Memory-Efficient Stochastic Neural Networks	232
<i>Babak Gol Babaei, Guangxian Zhu, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima</i>	
Approximate Logarithmic Multipliers Using Half Compensation with Two Line Segments	238
<i>Renya Makimoto, Takashi Imagawa, Hiroyuki Ochi</i>	

Approximate Accelerators: A Case Study Using Runtime Reconfigurable Processors	244
<i>Fabian Lesniak, Tanja Harbaum, Juergen Becker</i>	
A Hardware-Efficient Approximate Multiplier Combining Inexact Same-Weight N:2 Compressors and Remapping Logic with Error Recovery	250
<i>Renrui Duan, Mingtao Zhang, Yi Guo, Shinichi Nishizawa, Shinji Kimura</i>	
An 8-Point Approximate DCT Design with Optimized Signed Digit Encoding	256
<i>Zekun Wang, Shinichi Nishizawa, Shinji Kimura</i>	

Posters:

A Bit-Width Reducing Method for Ising Models Guaranteeing the Ground-State Output	262
<i>Yuta Yachi, Masashi Tawada, Nozomu Togawa</i>	
A Delay and Power Efficient Voltage Level Shifter with Low Leakage Power	268
<i>Mehdi Saberi, Alexandre Schmid, Zahra Ghasemzadeh</i>	
An Investigation of Machine Learning Algorithms for High-Bandwidth SQL Injection Detection Utilising BlueField-3 DPU Technology	273
<i>Kasim Tasdemir, Rafiullah Khan, Fahad Siddiqui, Sakir Sezer, Fatih Kurugollu, Alperen Bolat</i>	
An Optically Reconfigurable Gate Array VLSI Driven by an Unstabilized Power Supply Unit	279
<i>Masashi Tsujino, Minoru Watanabe, Nobuya Watanabe</i>	
BLTESTI: Benchmarking Lightweight TinyJAMBU on Embedded Systems for Trusted IoT	284
<i>Mohamed El-Hadedy, Wen-Mei Hwu, Shahzman Saqib, Russell Hua, Kazutomo Yoshii, Martin Margala</i>	
Deep Neural Network-Based Accelerators for Repetitive Boolean Logic Evaluation	290
<i>Danushka Senarathna, Spyros Tragoudas</i>	
Evaluation of Application-Independent Unbiased Approximate Multipliers on Quantized Convolutional Neural Networks	296
<i>Mingtao Zhang, Ke Ma, Renrui Duan, Shinichi Nishizawa, Shinji Kimura</i>	

Experience Migrating OpenCL to SYCL: A Case Study on Searches for Potential Off-Target Sites of Cas9 RNA-Guided Endonucleases on AMD GPUs	302
<i>Zheming Jin, Jeffrey S Vetter</i>	
Fine-Grained Transistor-Level QDI Asynchronous Crossbar Switch	308
<i>Shahzad Haider, Ke Hu, Song Chen</i>	
HierArch: A Cluster-Based DNN Accelerator with Hierarchical Buses for Design Space Exploration	313
<i>Jyun-Siou Huang, Ting-Han Chou, Juin-Ming Lu, Chih-Tsun Huang, Jing-Jia Liou</i>	
Spiking Neural Networks Design-Space Exploration Platform Supporting Online and Offline Learning	319
<i>Moamen El-Masry, Sohaib Anees, Robert Weigel</i>	
VLFF - A Very Low-Power Flip-Flop with Only Two Clock Transistors	324
<i>Yugal K Maheshwari, Manoj Sachdev</i>	
ZodiacMSM: A Heterogeneous, Multi-Node and Scalable Multi-Scalar Multiplication System for Zero Knowledge Proof Acceleration	330
<i>Yiyang Xu, DaHong Qian</i>	

Extended Abstracts:

DCVS Level Shifter for Clock Path	336
<i>Min Su Kim, Jin-Soo Park, Chung-Hee Kim, Bai-Sun Kong</i>	
18FD-SOI Chip: Case Study at Arm	338
<i>Pragya Laad</i>	
An Automotive Vision SoC Platform from IVI to AD Level 4	340
<i>Kevin Wohnrade, Darius Grantz, Martin Zeller, Jens Benndorf</i>	