

2023 IEEE International Test Conference India (ITC India 2023)

**Bangalore, India
23-25 July 2023**



**IEEE Catalog Number: CFP23N34-POD
ISBN: 979-8-3503-1215-7**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23N34-POD
ISBN (Print-On-Demand):	979-8-3503-1215-7
ISBN (Online):	979-8-3503-1214-0
ISSN:	2833-8383

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Addressing physically aware diagnosis challenges in hierarchical core based designs.....	1
<i>Bharath Nandakumar, Sameer Chillarige, Robert C Redburn, Jeff Zimmerman and Nicholai L'Esperance</i>	
Machine Learning Based MBIST Area Estimation.....	9
<i>Puneet Arora, Virad Jain, Tarun Goyal and Norman Card</i>	
Hidden in Plain Sight: A Detailed Investigation of Selectively Increasing Local Density to Camouflage and Robustify Against Optical Probing Attacks.....	14
<i>Sajjad Parvin, Chandan Kumar Jha, Sallar Ahmadi-Pour, Frank Sill Torres and Rolf Drechsler</i>	
An SoC based Cost Effective Static Linearity Test Scheme for ADCs.....	20
<i>P R R K Tirumalesu Manda and Keerthan Rai</i>	
Unified Analog Mixed-Signal Defect Simulation and Applications.....	25
<i>Krishna Kumar Ganapathy Raman, Aswin R, Arshad Qureshi, Supraja R, Chanakya K V, Vijay Kumar Sankaran, Vinay Rawat, Victor Zhuk and Lakshmanan Balasubramanian</i>	
Scalable and Comprehensive approach for Concurrency Validation to improve Platform Stability.....	31
<i>Naveena Nataraj, Jayaprakash Bs, Chockalingam A, Mandira Kumar Sathanantham, Kishore Chittudi, Ravishankar S, Abhishek Paliwal and Nihar Ranjan Saha</i>	
Hardware Simulator : Virtual Testing and Non-Product Failure Isolation.....	36
<i>Akhila K, Shalini Srinivasan N, Gopikrishnan K and Harish G L</i>	
Parallel Functional Test : A case study to reduce test cost in large SOCs.....	41
<i>Akshatha P Inamdar, Syed Shadab and Karthik Chandrashekar</i>	
MBIST-HSIO Concurrent Testing Strategies and Test Challenges.....	47
<i>Boopala Krishnan, Shalini Mishra, Sumit Emekar, Subrahmanya M, Prasanna Ramanujam, Melvin Cu and Linfeng Pu</i>	
Design of a Fault-Tolerant Pseudo-3D Routing.....	53
<i>Biswajit Bhowmik and Gagan N</i>	
A formal approach to improve connectivity coverage in DFD, DFT, DFM, and DFX domain.....	59
<i>Jayashri Patil, Surinder Sood, Manu Yeeshu, Kruttika Golwelker, Shruti Deshpande and Ananth Deepak K.S.</i>	
Power Domain Aware DFT Implementation.....	64
<i>Sarthak Singhal, Subhasish Mukherjee, Christos Papamaleitis, Krishna Chakravadhanula, Ankit Bandeja, Dale Meehl, Archana Vyas and Mohan Gandla</i>	
A novel approach to identifying scan issues during RTL validation.....	72
<i>Alli Sravan, Malagiri Shashi Vardhan Reddy, Velamala Nithin and Ravathkar Ashwin Kumar</i>	

Prevention of High Current Events during Hot Testing at Turbo Frequency	75
<i>Navaneeth A, Himanshu Tiwari, Dundapa B Sankapal and Vetcha Anand S</i>	
Analysis of Non-idealities in On-chip Loopback Testing of Data Converters	79
<i>Tamajeet Mandal, Aswin R and Rubin Parekhji</i>	
MBIST Area & Test Time Optimization Using Machine Learning Techniques	85
<i>Darakshan Jamal and Ratheesh Thekke Veetil</i>	
Bridging Repairability Gaps in Shared Bus Architecture with Shared Physical Memory Implementation	94
<i>Nikhil Karkare and Wilson Pradeep</i>	
PROTECTS: Secure Provisioning of System-on-Chip Assets in Untrusted Testing Facility	100
<i>Patanjali Slpsk, Jonathan Cruz, Sandip Ray and Swarup Bhunia</i>	
Invisible Scan for Protecting against Scan-based Attacks: You Can't Attack What You Can't See	106
<i>Pravin Gaikwad, Patanjali Slpsk and Swarup Bhunia</i>	
A novel test data compaction method with improved debug capabilities of the signatures .	112
<i>Jaidev Shenoy, Kelly Ockunzzi and Dr. Virendra Singh</i>	