

2023 International Symposium of Electronics Design Automation (ISEDA 2023)

**Nanjing, China
8-11 May 2023**



**IEEE Catalog Number: CFP23NZ9-POD
ISBN: 979-8-3503-0452-7**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23NZ9-POD
ISBN (Print-On-Demand):	979-8-3503-0452-7
ISBN (Online):	979-8-3503-0451-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2023 International Symposium of Electronics Design Automation (ISEDA)

Preface	X
Committees	xi
<hr/>	
➤ Chapter 1: Analog Circuit EDA	
Efficient Improvements of Domain Decomposition Method for Power Grid Transient Simulation	1
<i>Qian Chen, Meng Li, Hao Yan, Longxing Shi</i>	
TED: A Python-based Analog Design Environment for Agile Circuit Development	5
<i>Zuochang Ye, Zhikai Wang, Jian Xin, Yuan Wang, Qian Qin, Chenkai Chai, Yukai Lu, Jinglei Hao, Jianhao Xiao, Yan Wang</i>	
A Highly Collaborative EDA Toolset for Design Technology Co-optimization towards Analog and Mixed Signal Circuits.....	11
<i>Yali Shao, Yanning Chen, Meigen Shen, Dong Zhang, Yaoming Xie, Dongmei Li, Yingzong Liang, Boming Chi, Fang Liu, Dongyan Zhao, Qingmeng Meng, Zezhou Chang</i>	
Back-Scaling Based Exponential Integrator Method with Multi-Process Parallel Processing for Transient Power/Ground Network Analysis	17
<i>Geng Bai, Jinming Lyu, Yangfei Lin, Xingming Liu, Yong Dai, Dongen Yang, Lingyun Ouyang, Cong Wang, Quan Chen</i>	
Deep Learning Enhanced Time-step Control in Pseudo Transient Analysis for Efficient Nonlinear DC Simulation	23
<i>Xiaru Zha, Haojie Pei, Dan Niu, Xiao Wu, Zhou Jin</i>	
An Effective Parallel Acceleration Method for Transient Simulation of Large-scale Power Ground Network	29
<i>Aofeng Wang, Dan Niu, Yanlan Yang, Liaosong Xu, Yichao Dong, Zhou Jin, Rumin Zhang</i>	
Transient Noise Simulation Method for Memristor Circuits with Applications	35
<i>Bo Li, Guoyong Shi</i>	
Design Space Exploration of Multi-Stage Op Amps by Symbolic Modeling and gm/ID Sampling	40
<i>Qixu Xie, Zhichao Li, Guoyong Shi</i>	
Adaptive Transient Stepping Policy on Reinforcement Learning	46
<i>Liaosong Xu, Dan Niu, Yanlan Yang, Aofeng Wang, Zhou Jin, Yichao Dong, Chuan Zhang</i>	
Parametric Design of Asynchronous SAR ADC with Redundancy	52
<i>Yunlong He, Zuochang Ye, Yan Wang</i>	
Sizing of Feedforward-Compensated High-Speed Operational Amplifiers.....	57
<i>Qiyu Deng, Qixu Xie, Zhichao Li, Guoyong Shi</i>	

Multi-Scenario Analog and Mixed-Signal Circuit Routing with Agile Human Interaction (Extended Abstract)	63
<i>Haoyi Zhang, Xiaohan Gao, Yibo Lin, Runsheng Wang, Ru Huang</i>	
Topology Generic DC-Model for Accelerating Analog Circuit Optimization	65
<i>Yuan Wang, Jian Xin, Jiahao Fang, Xiaofeng Chen, Haixu Liu, Qian Qin, Chenkai Chai, Yukai Lu, Jinglei Hao, Jianhao Xiao, Zuochang Ye, Yan Wang</i>	
Average-Approximation SIP Algorithms Used to Improve Accuracy of RC Model Order Reduction	71
<i>Zhiliang Peng, Yichen Wang, Zhengwu Yuan, Zhanpeng Wu, Yong Dai, Geng Bai, Xiangshui Miao, Xingsheng Wang</i>	
Automatic Layout Symmetry Extraction for Analog Constraint Learning	76
<i>Weiqiang Yao, Xiaohan Gao, Yibo Lin, Lin Li</i>	
Design and Optimization of Interface Circuits of MEMS Thermal Wind Speed Sensor Based on a Macro Model	82
<i>Zhe Wang, Zai-Fa Zhou, Zhen-Xiang Yi, Ming Qin, Qing-An Huang</i>	
GPU-Powered Harmonic Balance Analysis in Radio Frequency Circuit Simulation	88
<i>Zhenya Zhou, Jing Li, Dake Wu, Xuan Xiao, Jinyu Zhang, Chengjie Zuo</i>	
➤ Chapter 2: Digital Design & Verification	
HDLcs1.0: A Compiler and Simulator Framework for Hardware Description Language	93
<i>Liu Meng, Li Shuai, Wang Yunfei, Peng Huixin, Liu Chunxue, Wang Liang</i>	
A Multi-objective Optimization Algorithm Based on Deep Learning for Circuit Partition	97
<i>Yonggan Cui, Zheng Xiao, Fan Wu, Kenli Li</i>	
An Automated Propagation Approach that Promotes and Demotes the Timing Exception between Hierarchical Blocks and Flat Design	102
<i>Wei Chao, Yong Xu, Fan Yang, Guoyong Huang</i>	
A Multi-dimensional Weight Partition Algorithm for FPGA Prototype Simulation	106
<i>Zhihang Lei, Zheng Xiao, Yunchuan Qin, Kenli Li</i>	
Test Vector Generation for Array-form Multipliers Using a Genetic Algorithm	110
<i>Limin Hao, Mingzhen Li, Zhihang Wu, Wei Wu, Leibin Ni, Guoyong Shi</i>	
A Review of Intelligent Design for Test Based on Machine Learning	116
<i>Zeyu Zhao, Zhikuang Cai</i>	
Optimization of Multiplexer Combination in RTL Logic Synthesis	121
<i>Zicheng Wang, Hailong You, Jie Wang, Meihua Liu, Yu Su, Yong Zhang</i>	
A SAT Enhanced Word-Level Solver for Constrained Random Simulation	126
<i>Chen Yuan, Jun Liu, Shengjiao Yu, Zhenghua Qi</i>	
MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA	131
<i>Liwei Ni, Zonglin Yang, Jiayi Zhang, Changhong Feng, Jianhua Liu, Guojie Luo, Huawei Li, Biwei Xie, Xingquan Li</i>	
Optimization of Redundant Logical Units in RTL Logic Synthesis	137
<i>Jie Wang, Hailong You, Zicheng Wang, Meihua Liu, Yu Su, Yong Zhang</i>	

A Reconfigurable 2D-Mesh NoC Design with Agile Development Technique of SpinalHDL	142
<i>Chen Ding, Jiangyuan Gu, Yi Du, Boxiao Han, Hongjun He, Yang Hu, Leibo Liu, Shaojun Wei, Shouyi Yin</i>	
An Integrated Logic Function Decomposition Flow for XOR-Majority Graphs.....	146
<i>Chengyu Ma, Yong Xiao, Yun Shao, Zhufei Chu</i>	
Multi-objective Design Space Exploration for High-Level Synthesis via Bayesian Optimization	150
<i>Huizhen Kuang, Lingli Wang</i>	
An Event-Driven Method for Fast Delay Distribution Estimation of Array Multipliers	156
<i>Mingzhen Li, Limin Hao, Zhihang Wu, Wei Wu, Leibin Ni, Guoyong Shi</i>	
RVFC: RISC-V Formal in Chisel.....	162
<i>Mufan Xiang, Yongjian Li, Yongxin Zhao</i>	
Flexible Acceleration Framework for Dense/Sparse Matrix Multiplication on Versal ACAP.....	168
<i>Youwei Xiao, Yun Liang</i>	
Improved Depth-Aware Circuit Partitioning for Mixed Logic Synthesis.....	170
<i>Chunliu Liao, Yong Xiao, Yun Shao, Zhufei Chu</i>	
A Synthesis Method for Verilog Case Statement using Mux-And-Inverter Graph	174
<i>Zhuoli Wang, Lei Chen, Shuo Wang, Jing Zhou, Chunsheng Tian, Hanxu Feng</i>	
System Static Timing Analysis Method Based on Hierarchization	179
<i>Lang Yuan, Hailong You, Guangxin Guo</i>	
Exploration of FPGA PLB Architecture Base on LUT and Microgates.....	184
<i>Xinyu Shi, Moucheng Yang, Zhen Li, Kaixiang Zhu, Lingli Wang</i>	
A Resource Sharing Approach for Logic Synthesis Based on Monte Carlo Tree Search	190
<i>Qirui Yang, Kang Zhao, Wenjian Yu, Yun Shao, Yong Xiao</i>	
➤ Chapter 3: Emerging Technologies	
A Novel Method for Automatically Extracting Breakdown Voltage of Zener Diodes from I-V Characteristics Curves.....	195
<i>Yingzong Liang, Dongrong Zhang, Yanning Chen, Dongyan Zhao, Yali Shao, Kai Wang</i>	
Power Prediction of RTL-Level Circuits by Using Machine Learning	199
<i>Jie Wang, Kang Li, Jiawei Chen, Ruizhi Shi, Liyun Chen, Weisheng Chen</i>	
Wafer Map Defect Pattern Classification Based on Multi-scale Depthwise Separable Convolution	204
<i>Hui Jiang, Huai-Jian Pu, Kang-Peng Shao</i>	
A Statistical Evaluation Method to Quantify the Runtime Uncertainty of Accelerator-rich SoC Targeting EDA Acceleration	209
<i>Shuaibo Huang, Longxing Shi</i>	
Global Routing under a Congestion-Aware Reinforcement Learning Model	213
<i>Lin Li, Yici Cai, Qiang Zhou</i>	

Weight Uncertainty in Transformer Network for the Traveling Salesman Problem	219
<i>Jie Zhao, Biwei Xie, Xingquan Li</i>	
Design and Optimization of FeFET Based CiM for Neural Network Acceleration	225
<i>Shuxin Zhang, Jian Chen, Yumeng Wang, Zhimin Jia, Cheng Zhuo, Xunzhao Yin</i>	
➤ Chapter 4: Miscellaneous	
On Accelerating PyRTL Simulation with Essential Signal Simulation Techniques.....	230
<i>Yan Pi, Yue Cheng, Xi Tian, Tun Li, Wanxia Qu</i>	
Incremental Verilog Parser	236
<i>Xiangli Chen, Yuehua Meng, Gang Chen</i>	
➤ Chapter 5: Packaging & Multi-Physics	
A Equivalent Circuit for Rapid Reproduction of IGBT Transient Thermal Impedance Graph	241
<i>Yingzong Liang, Yanning Chen, Dongyan Zhao, Yali Shao, Fang Liu, Chao Xiao, Yongfu Li</i>	
3D Compact Thermal Model and Its Application on Fast Chip Level Thermal Simulation.....	246
<i>Zhizhu Cao, Jiming Li, Jun Tao, Yu Chen</i>	
A GPU-Accelerated ADI Method for Thermal Simulation of Liquid-Cooled 3-D ICs.....	250
<i>Jie Li, Min Tang, Junfa Mao</i>	
Structure-preserving Model Order Reduction for Thermal Analysis.....	252
<i>Yang Yang, Fan Yang, Xuan Zeng</i>	
➤ Chapter 6: Physical Implementation	
A Robust Newton-type Iteration Method for Mixed-Cell-Height Legalization.....	257
<i>Chen-Can Zhou, Yang Cao, Quan Shi, Lu-Xin Wang</i>	
DAC-CPPR: A Fast and Accurate Approach for Common Path Pessimism Removal with Divide and Conquer on the Clock Tree.....	263
<i>Tingchao Sun, Chunyang Feng</i>	
Iterative and Verifiable Retiming for FPGA Performance Optimization	269
<i>Kaixiang Zhu, Hao Zhou, Wai-Shing Luk, Jun Tao, Lingli Wang</i>	
Multi-instantiated Block Top-layer Routing Technique Based on Steiner Tree Algorithm	274
<i>Hang Yang, Junyuan Chen, Zhikuang Cai, Jingjing Guo, Yufeng Guo</i>	
Accurate Timing Path Delay Learning Using Feature Enhancer with Effective Capacitance	280
<i>He Liu, Shengkun Wu, Simin Tao, Biwei Xie, Xingquan Li, Ge Li</i>	
Per-RMAP: Feasibility-Seeking and Superiorization Methods for Floorplanning with I/O Assignment.....	286
<i>Shan Yu, Yair Censor, Ming Jiang, Guojie Luo</i>	
A Survey of Chips Security Technology Based on Scan Chain	292
<i>Jing Zou, Zhikuang Cai, Xun Xu, Hang Yang, Yufeng Guo</i>	

Graph for VLSI Physical Design: An Extended Methodology to Explore Design Data and Boost Design Optimization	303
<i>Zetao Zhang, Yang Liu, Qiuling Zeng</i>	
A Variation-Aware Lagrangian Relaxation-Based Gate Sizing Framework for Timing Optimization	309
<i>Ziqi Wang, Zhongxi Guo, Xiao Shi</i>	
HybridNet: Dual-Branch Fusion of Geometrical and Topological Views for VLSI Congestion Prediction (Extended Abstract)	314
<i>Yuxiang Zhao, Zhuomin Chai, Yibo Lin, Runsheng Wang, Ru Huang</i>	
A Fast Escape Router for Large-Scale Staggered-Pin-Array PCBs.....	317
<i>Weiqing Ji, Hailong Yao, Xia Yin</i>	
Improving Efficiency of Cell-Aware Fault Modeling by Utilizing Defect-Free Analog Simulation	323
<i>Chen Chen, Weiwei Zhang, Naixing Wang, Yu Huang</i>	
Accurate Prediction of Design Rule Violations Targeting Different Routers by Transfer Learning.....	328
<i>Weiqing Ji, Xu Chu, Zhibing Li, Fei Long, Hailong Yao, Xia Yin</i>	
A Novel Schematic Placement and Routing Algorithm for FPGAs	334
<i>Jiyuan Liu, He Li, Wenjie Liu, Changjun Song, Yongming Tang</i>	
Fast and Accurate Electromigration Analysis of Multi-segment Wires	340
<i>Yunfan Zuo, Yuyang Ye, Hao Yan, Longxing Shi</i>	
A Hierarchical Clock Network Synthesis Method for 3D Integrated Circuits with Obstacle Avoidance.....	345
<i>Chong Ran, Qiang Zeng, Yuanqing Cheng</i>	
A Machine Learning Rooted Pre-characterization Method for Floating Random Walk Based Capacitance Extraction of Multi-dielectric VLSI Interconnects	351
<i>Yipei Xu, Qing He</i>	
Learning a Provably Good Wirelength Model for Analytical Placement	358
<i>Zhiyang Chen, Hailong Yao, Xia Yin</i>	
An Effective Macro Placement Algorithm Based on Curiosity-driven Reinforcement Learning.....	364
<i>Jian Gu, Hao Gu, Ke Liu, Ziran Zhu</i>	
A Learning-Based Method for Gate Delay Prediction under NBTI and Process Variation Effects	369
<i>Aiguo Bu, Shuhao Jia</i>	
➤ Chapter 7: Technology & Model	
An Accurate Statistical Cell Delay Model Considering Multiple-Input Switching Effect	375
<i>Jiajie Xu, Leilei Jin, Hao Yan</i>	
Variation-Aware Clock Path Timing Model in Near-Threshold Voltage.....	379
<i>Long-Ji Liu, Hao Zhang, Xue-Xiang Wang</i>	
An Aging Small-signal Modeling Method of Microwave Transistors Using GA-ELM Neural Network.....	385
<i>Lin Cheng, Hongliang Lu, Xiuxiu Guo, Silu Yan, Wei Cheng, Yuming Zhang</i>	

Modeling and Analysis of T-coils with Improved Quality Factor by Patterned Floating/Ground Shields in Millimeter-Wave Regime.....	390
<i>Chenguang Li, Sen Yin, Ruitao Wang, Jian Zhang, Wei Zhu, Yan Wang</i>	
A Physical Insight Based Neural Network Model for Small Signal Behavior of MOSFET in Terahertz Applications	396
<i>Jiamin Wang, Qian Xie, Junyi Cao, Zheng Wang</i>	
Transistor Compact Model Based on Gradient Constrained Convolution Neural Network	400
<i>Zijia Zhang, Yiyang Tao, Dan Niu, Bowen Zhou, Lang Zeng, Hongwei Zhou, Lining Zhang</i>	
Research on Mapping Method for Electrical Parameters to Model Parameters in IC Aging Simulation Flow	405
<i>Guangxin Guo, Hailong You, Cong Li, Ouwen Li, Zhengguang Tang, Sanping Wan, Mo Chen, Yongsheng Sun</i>	
Generation of Series-Parallel Multilevel Transistor Networks Based on BDDs	409
<i>Haoyang Wu, Yang Liu, Qiuling Zeng</i>	
Real-time Optimization Design of GAAFETs Based on Machine Learning Method.....	414
<i>Yichen Wang, Zhiliang Peng, Zhanpeng Wu, Zhengwu Yuan, Xiangshui Miao, Xingsheng Wang</i>	
Thermal Evaluation for Monolithic 3D Integrated Circuits Based on Gate-all-around Transistors	418
<i>Sihao Chen, Yanxin Jiao, Baokang Peng, Ming Li, Lining Zhang, Runsheng Wang, Ru Huang</i>	
Benchmarking Artificial Neural Network Models for Design Technology Co-optimization.....	423
<i>Wu Dai, Yu Li, Baokang Peng, Lining Zhang, Runsheng Wang, Ru Huang</i>	
Multiple-Input Switching Modeling with Graph Neural Network.....	428
<i>Haiyang Jiang, Xu Cheng, Peng Cao</i>	
Geometry Dependent Multi-stage Compact Thermal Model for Advanced Nanosheet FETs.....	433
<i>Haifeng Chen, Wangyong Chen, Jiahui Chen, Linlin Cai</i>	
A Physics-Informed Recurrent Neural Network for RRAM Modeling	438
<i>Yanliang Sha, Jun Lan, Yida Li, Quan Chen</i>	
Electronic Quantum Transport Modeling of Monolayer MoS ₂ Diodes Based on Machine Learning	444
<i>Zili Tang, Shuhan Wang, Fei Liu, Xiaoyan Liu, Jinfeng Kang, Xing Zhang</i>	
➤ Chapter 8: Wafer Manufacturing	
Efficient Model-based OPC via Graph Neural Network	449
<i>Shuyuan Sun, Xuelian Chen, Fan Yang, Bei Yu, Shang Li, Xuan Zeng</i>	
Two Data Driven CMP Modeling Methods for DFM	456
<i>Ruian Ji, Lan Chen</i>	
Minimum Max-Rank Method for High-Sigma Yield Analysis	459
<i>Jian Xin, Zuochang Ye, Yan Wang, Dazheng Deng, Wenfei Hu</i>	
Bit-Level Quantization for Efficient Layout Hotspot Detection.....	465
<i>Zehua Pei, Wenqian Zhao, Zhuolun He, Bei Yu</i>	

A Simulation of Noble Gas in Reaction Chamber Based on Direct Simulation Monte Carlo.....	471
<i>Hao-yu Lin, Zai-Fa Zhou, Ji-yang Liu, Su-Xin Bao, Qing-An Huang</i>	
Stochastic EUV Resist Model.....	477
<i>Guangjian He, Jing Xue, Taian Fan, Yayi Wei</i>	
A Data-driven CMP Layout-Dependent Effect Modeling Methodology.....	483
<i>Yu Ji, Lan Chen</i>	
Simulation of Projection Lithography Based on FDTD Method	486
<i>Lu Chen, Zai-Fa Zhou, Kai-Qi Guo, Shi-Yao Tian, Qing-An Huang</i>	
➤ Author Index	