

**2023 19th International
Conference on Synthesis,
Modeling, Analysis and
Simulation Methods and
Applications to Circuit Design
(SMACD 2023)**

**Funchal, Portugal
3-5 July 2023**



**IEEE Catalog Number: CFP2310S-POD
ISBN: 979-8-3503-3284-1**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2310S-POD
ISBN (Print-On-Demand):	979-8-3503-3284-1
ISBN (Online):	979-8-3503-3265-0
ISSN:	2575-4874

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Reinforcement Learning for Analog Sizing Optimization.....	1
<i>Michel Chevalier, Severin Trochut, Roberto Guizzetti, Pascal Urard, Lioua Labrak, John Samuel, Réemy Cellier, Nacer Abouchi</i>	
An ANN-Based Approach to the Modelling and Simulation of Analogue Circuits	5
<i>André Amaral, António Gusmão, Rafael Vieira, Ricardo Martins, Nuno Horta, Nuno Lourenço</i>	
Layout Synthesis of Analog Primitive Cells with Variational Autoencoder	9
<i>Po-Chun Wang, Mark Po-Hung Lin, Chien-Nan Jimmy Liu, Hung-Ming Chen</i>	
A Design Methodology of MMIC Power Amplifiers Using AI-Driven Design Techniques	13
<i>Liyuan Xue, Haijun Fan, Yuan Ding, Bo Liu</i>	
Improving the Functional Coverage Closure of Network-On-Chip Using Particle Swarm Optimization.....	17
<i>N. Vamshi Krishna, Aruna, J. Soumya</i>	
Single-Electron-Transistor Compact Model for Spin-Qubit Readout	21
<i>Samantha Van Rijs, Ilke Ercan, Andrei Vladimirescu, Fabio Sebastiano</i>	
Multiprogram Tools for FPGA Boards with Single Identifier on Windows	25
<i>A. Naya-Forcano, M. Garcia-Bosque, G. Díez-Señorans, S. Celma</i>	
PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs	29
<i>Corrado De Sio, Sarah Azimi, Luca Sterpone, David Merodio Codinachs, Filomena Decuzzi</i>	
Beyond SPICE Simulation: A Novel Variability-Aware STA Methodology for Digital Timing Closure	33
<i>Lomash Chandra Acharya, Anubhav Kumar, Khoirom Johnson Singh, Neha Gupta, Nayakanti Sai Shabarish, Neeraj Mishra, Mahipal Dargupally, Arvind Kumar Sharma, Venkatraman Ramakrishnan, Ajoy Mandal, Sudeb Dasgupta, Anand Bulusu</i>	
Design and Implementation of a GPU-Based Digital Predistortion Linearizer for RF Power Amplifiers.....	37
<i>Wantao Li, Gabriel Montoro, Pere L. Gilabert</i>	
A Frequency-Domain Neural-Network Model for High-Power RF Transistors.....	41
<i>João Louro, Luis Nunes, Filipe Barradas, José Carlos Pedro</i>	
A 23.5–32.5GHz, 17dBm PSAT and 37.5% PAE Power Amplifier Synthesized Using an Automated Design Methodology	45
<i>Fábio Passos, Nuno Lourenço, Luís Mendes, Ricardo Martins, João Vaz, Nuno Horta</i>	
Towards the Automated RF Power Amplifier Design	49
<i>Catarina Belchior, Luís C. Nunes, Pedro M. Cabral, José C. Pedro</i>	
An Overview of the Optimization of RF Power Amplifiers Using a Bayesian Algorithm : (Invited)	53
<i>Jialin Cai, Jia Guo, Yan Qu</i>	
Design Considerations for a CMOS 65-Nm RTN-based PUF.....	57
<i>E. Camacho-Ruiz, F. J. Rubio-Barbero, R. Castro-Lopez, E. Roca, F. V. Fernandez</i>	

A Peak Detect & Hold Circuit to Measure and Exploit RTN in a 65-Nm CMOS PUF.....	61
<i>F. J. Rubio-Barbero, E. Camacho-Ruiz, R. Castro-Lopez, E. Roca, F. V. Fernandez</i>	
Uniformity Adjustment of Delay-Based Physical Unclonable Function: Modeling and Analysis	65
<i>Hadis Takaloo, Majid Ahmadi, Arash Ahmadi</i>	
Design Strategies to Select the Best Locations in a Ring Oscillator PUF	69
<i>R. Aparicio-Téllez, M. Garcia-Bosque, G. Díez-Señorans, C. Sánchez-Azqueta, S. Celma</i>	
RapidIP - Fast & Universal Synthesis of RF-Circuits	73
<i>David Bierbuesse, Florian Dietrich, Eduard Heidebrecht, Renato Negra</i>	
PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids	77
<i>Olympia Axelou, Eleni Tselepi, George Floros, Nestor Evmorfopoulos, George Stamoulis</i>	
Img2Sim-V2: A CAD Tool for User-Independent Simulation of Circuits in Image Format	81
<i>Hasan Berat Gurbuz, Abdurrahim Balta, Tugba Dalyan, Y. Daghan Gokdel, Engin Afacan</i>	
Under Cover: On-FPGA Coverage Monitoring by Netlist Instrumentation	85
<i>Manuel Jirsak, Henning Siemen, Jonas Lienke, Martin Grabmann, Eric Schäfer, Georg Gläser</i>	
A Detailed, Cell-By-cell Look into the Effects of Aging on an SRAM PUF Using a Specialized Test Array.....	89
<i>A. Santana-Andreo, P. Saraza-Canflanca, H. Carrasco-Lopez, R. Castro-Lopez, E. Roca, F. V. Fernandez</i>	
Analysis of SAR ADC Performance Under Radiation Exposure	93
<i>Atakan Türker, Kemal Ozanoglu, Engin Afacan, Günhan Dündar</i>	
Electromigration Stress Analysis with Rational Krylov-Based Approximation of Matrix Exponential.....	97
<i>Pavlos Stoikos, George Floros, Dimitrios Garyfallou, Nestor Evmorfopoulos, George Stamoulis</i>	
Long-Term Aging Impacts on Spatial On-Chip Power Density and Temperature.....	101
<i>Sachin Sachdeva, Jinwei Zhang, Hussam Amrouch, Sheldon X.-D. Tan</i>	
Framework to Simulate and Analyse the Electromagnetic Emission of Integrated Circuits Under Electromagnetic Interference.....	105
<i>Dominik Zupan, Daniel Kircher, Nikolaus Czepl, Bernd Deutschmann</i>	
Wide-Band Shared LNA for Large Scale Neural Recording Applications	109
<i>Alessandro Fava, Francesco Centurelli, Andrea Vittimberga, Giuseppe Scotti</i>	
Shunt-Shunt Feedback Inverter Transimpedance Amplifier Design for Capsule Endoscopy.....	113
<i>Emrah Peker, Onur Ferhanoglu, Mustafa Berke Yelten</i>	
Maximum Output Power Point Tracking for Low Power Photovoltaic Energy Harvesting Systems.....	117
<i>L. Vicente-García, Ó. Pereira-Rial, P. López</i>	
A 432 MHz Class-D Power Amplifier with 60% Power Efficiency for Wireless Capsule Endoscopy	121
<i>Ferhat Öztürk, Onur Ferhanoglu, Mustafa Berke Yelten</i>	

Low- G_m CMOS Transconductors with Wide Tuning Range for Bioimpedance Spectroscopy	125
<i>Israel Corbacho, Juan M. Carrillo, José L. Ausín, Miguel Á. Domínguez, Raquel Pérez-Aloe, J. Francisco Duque-Carrillo</i>	
Modelling Memristive Devices Via Ideal Memristor and Nonlinear Resistors	129
<i>Fernando Corinto</i>	
A Simplified Variability-Aware VCM Memristor Model for Efficient Circuit Simulation	133
<i>Vasileios Ntinias, Dharmik Patel, Yongmin Wang, Ioannis Messaris, Vikas Rana, Stephan Menzel, Alon Ascoli, Ronald Tetzlaff</i>	
Multitasking and Memcomputing in Memristor Cellular Nonlinear Networks: Insights into the Underlying Mechanisms.....	137
<i>I. Messaris, A. Ascoli, D. Prousalis, V. Ntinias, A. S. Demirkol, R. Tetzlaff</i>	
Investigating Synchronization Phenomena in Chaotic Ring Oscillators Coupled Through Memristive Devices.....	141
<i>Rafailia-Eleni Karamani, Iosif-Angelos Fyrigos, Georgios Ch. Sirakoulis</i>	
The True Cost of Errors in Emerging Memory Devices: A Worst-Case Analysis of Device Errors in IMC for Safety-Critical Applications	145
<i>Alptekin Vardar, Li Zhang, Saiyam Bherulal Jain, Shaown Mojumder, Nellie Laleni, Sourav De, Thomas Kämpfe</i>	
A Test Module for Aging Characterization of Digital Circuits.....	149
<i>J. M. Gata-Romero, A. Santana-Andreo, E. Roca, R. Castro-Lopez, F. V. Fernandez</i>	
A Novel Area Efficient Inductorless Super-Regenerative Receiver Front-End for Medical Brain Implants.....	153
<i>Naci Pekcokguler, Gunhan Dundar, Catherine Dehollain</i>	
Extending C/ID Methodology for Optimal Implementation of Single-Stage Discrete-Time Amplifiers.....	157
<i>Sakthidasan Kalidasan, Armin Tajalli</i>	
Ultra-Low Current Sensing from Femtoampere to Picoampere Range.....	161
<i>Uygar Yildiz, Eren Uzun, Kemal Ozanoglu, Gunhan Dundar</i>	
Design of Low Power & Low Noise On-Chip BioAmplifier in Cooperation with Analog IC Synthesis at 130nm Skywater Technology	165
<i>Enes Saglican, Berkay Dur, Engin Afacan</i>	
Paving the Way for the Electronic Design Automation of Power Management Units	169
<i>Carlos Santos, Jorge Fernandes, Marcelino Santos, Ricardo Martins</i>	
Programmable Switched-Capacitor Filter Design Tool for Biomedical Signal Acquisition.....	173
<i>Kerem Kaya, Kemal Ozanoglu, Yasemin P. Kahya, Gunhan Dundar</i>	
Circuit Synthesis of a 140–220 GHz Low-Noise Amplifier in 130 Nm SiGe BiCMOS.....	177
<i>David Bierbuesse, Florian Dietrich, Eduard Heidebrecht, Renato Negra</i>	
Shut Off! – Hybrid BICMOS Logic for Power-Efficient High Speed Circuits	181
<i>Christoph W. Wagner, Niklas Bräunlich, Kevin E. Drenkhahn, Georg Gläser</i>	
Application of New Metal-Oxide Memristor Models in Digital and Analog Electronic Circuits	185
<i>Stoyan Kirilov, Valeri Mladenov</i>	

Multiscale Modelling of MEMS Based Pirani Gauges	189
<i>Prafullkrishna Dani, Jochen Franz, Joachim Knoch</i>	
Jitter Modeling for High Precision Frequency Measurements in Oscillator Circuits	193
<i>Utku Arda Akinci, Muhammed Salih Innece, Zeynep Duygu Sutgol, Faik Baskaya, Gunhan Dundar</i>	
Modelling and Optimization of a Mixed-Signal Accelerator for Deep Neural Networks	197
<i>Michele Caselli, Andrea Boni</i>	
A Programmable Circuit Based on the Combination of VTM Cellular Crossbars	201
<i>Farzad Mozafari, Majid Ahmadi, Arash Ahmadi</i>	
Formal Verification of Divider Circuits by Hardware Reduction	205
<i>Atif Yasin, Tiankai Su, Sebastien Pillement, Maciej Ciesielski</i>	
Hot Fuzz: Assisting Verification by Fuzz Testing Microelectronic Hardware.....	209
<i>Henning Siemen, Jonas Lienke, Georg Gläser</i>	
End-To-End Multi-Target Verification Environment for a RISC-V Microprocessor.....	213
<i>Aleksi Korsman, Verneri Hirvonen, Otto Simola, Antti Tarkka, Marko Kosunen, Jussi Rynänen</i>	
Synthesizable ADPLL Generator: from Specification to GDS.....	217
<i>Kyumin Kwon, David D. Wentzloff</i>	
Exploitation of Subharmonic Injection Locking for Solving Combinatorial Optimization Problems with Coupled Oscillators Using VO ₂ Based Devices	221
<i>Juan Núñez, María J. Avedillo, Manuel Jiménez</i>	
High-Performance SET Hardening Technique for Vision-Oriented Applications	225
<i>Corrado De Sio, Luca Sterpone</i>	
Novel Control Flow Checking Implementations for Automotive Software	229
<i>Francesco Cosimi, Jacopo Sini, Antonio Arena, Massimo Violante</i>	
NVSystolic: Heterogeneous Simulation Framework for Emerging Memories with Systolic Array.....	233
<i>J Chithambara Moorthii, Sufyan Khanv, Manan Suri</i>	
Graphene Field-Effect Transistor TCAD Tool for Circuit Design Under Freeware	237
<i>Francisco Pasadas, Anibal Pacheco-Sanchez, Nikolaos Mavredakis, David Jiménez</i>	
Single-Inductor Dual-Output DC-DC Converter with Multiple Flying Capacitors.....	241
<i>Hale Yilmaz, Kemal Ozanoglu, Pier Cavallini, Metin Yazgi</i>	
Power Losses Analysis of SiC MOSFETs in DC-DC Converters with High-Ripple-Current Inductors.....	245
<i>Nicola Femia, Hamidreza Jafarian, Giulia Di Capua</i>	
GaN Power Transistors Behavioral Modeling.....	249
<i>Giulia Di Capua, Nicola Femia</i>	
Modeling the Avalanche Breakdown of the FMMT417 NPN BJT in the TINA Environment.....	253
<i>Mert Yetkin, Mustafa Berke Yelten</i>	

An Automated Framework for Switched-Capacitor Power Amplifier Implementation Verified in 65 Nm CMOS.....	257
<i>Li-Yu Chen, David D. Wentzloff</i>	
Strategies for Parameter Extraction of the Time Constant Distribution of Time-Dependent Variability Models for Nanometer-scale Devices	261
<i>F. V. Fernandez, E. Roca, P. Sarazá, J. Martin-Martinez, R. Rodriguez, M. Nafria, R. Castro-Lopez</i>	
Design Space Exploration of Single-Stage OTAs Towards an Ultra-Low-Power LNA for ECG Signals	265
<i>Rafael Vieira, Ricardo Martins, Nuno Horta, Nuno Lourenço</i>	
Time Based Architecture for High-Side Current Sensor with Integrated Shunt Resistor	269
<i>Francesco Borgioli, Roberto Pio Baorda, Paolo Angelini</i>	
A Procedural Generator for the Sizing and Physical Synthesis of a MOSFET Low-Side Driver.....	273
<i>David Demiri, Giovanni Capodivacca, Daniele Privato, Husni Habal, Florian Renneke</i>	
Stability Analysis for Frequency Tunable Bandpass Delta-Sigma ADC Architectures	277
<i>Jesko Flemming, Bernhard Wicht, Pascal Witte</i>	
Reliability Evaluation of IC Ring Oscillator PUFs	281
<i>J. M. Gata-Romero, E. Roca, J. Núñez, R. Castro-López, F. V. Fernández</i>	
Comparative Evaluation of Multiline TRL and 2X-Thru De-Embedding Implementation Methods on Printed Circuit Board Measurements.....	285
<i>Tugçe Ayraç, Anil Özdemirli, Emre Apaydin, Kemal Ozanoglu, Metin Yazgi</i>	
Design Flow to Develop Wideband Inverter-Based Circuits Using C/ID Methodology	289
<i>Behdad Jamadi, Farzad Ordubadi, Armin Tajalli</i>	
Extraction of ECG Features with Spiking Neurons for Decreased Power Consumption in Embedded Devices	293
<i>Zonglong Li, Laurie E. Calvet</i>	
High-Performance Wideband 0.25 Mm GaAs pHEMT 6-Bit Digital Phase Shifter Design for C-Band Phased Array Applications	297
<i>Orkun Altay Genç, Adnan Gündel, Mustafa Berke Yelten</i>	

Author Index