

2023 IEEE 24th Latin American Test Symposium (LATS 2023)

**Veracruz, Mexico
21-24 March 2023**



**IEEE Catalog Number: CFP23LAT-POD
ISBN: 979-8-3503-2598-0**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23LAT-POD
ISBN (Print-On-Demand):	979-8-3503-2598-0
ISBN (Online):	979-8-3503-2597-3
ISSN:	2373-0862

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

On the Integration and Hardening of Software Test Libraries in Real-Time Operating Systems.....	1
<i>Francesco Angione, Paolo Bernardi, Riccardo Cantoro, Nicola Di Gruttola Giardino, Davide Piumatti, Matteo Sonza Reorda, Davide Appello, Vincenzo Tancorre</i>	
Low-Cost Digital Solution for Production Test of ZigBee Transmitters - Special Session “AMS-RF Testing”	7
<i>Thibault Vayssade, Florence Azaïs, Laurent Latorre, François Lefèvre</i>	
A Fault Injection Framework for AI Hardware Accelerators.....	9
<i>Salvatore Pappalardo, Annachiara Ruospo, Ian O'Connor, Bastien Deveautour, Ernesto Sanchez, Alberto Bosio</i>	
Feature Selection for Cost Reduction in MCU Performance Screening.....	15
<i>Nicolò Bellarmino, Riccardo Cantoro, Martin Huch, Tobias Kilian, Ulf Schlichtmann, Giovanni Squillero</i>	
Low Cost External Serial Interface Watchdog for SoCs and FPGAs Automatic Characterization Tests.....	21
<i>Paolo Bernardi, Gabriele Filipponi, Tommaso Foscale, Giorgio Insinga</i>	
Special Session: On-Chip Jitter BIST with Sub-Picosecond Resolution at GHz Frequencies	23
<i>Manasa Madhvaraj, Salvador Mir, Manuel J. Barragan</i>	
Blockchain Applied in Decentralization of Ground Stations to Educational Nanosatellites	25
<i>Edilson Filho, Jarbas Silveira, César Marcon</i>	
SSSN: Secured Streaming Scan Network.....	30
<i>Sonali Shukla, Bhavika Ranjeet Kumar, Virendra Singh</i>	
Fast Analysis of Combinatorial Netlists Correctness Rate Based on Binomial Law and Partitioning	36
<i>Esther Goudet, Luis Peña Treviño, Lirida Naviner, Jean-Marc Daveau, Philippe Roche</i>	
Abstractions for Modeling the Effects of Wall Surface Roughness in Silicon Photonic Microring Resonators	42
<i>Pratishtha Agnihotri, Lawrence Schlitt, Priyank Kalla, Steve Blair</i>	
Test Aspects of System Health State Monitoring	48
<i>Hans-Joachim Wunderlich, Hanieh Jafarzadeh, Alexandra Kourfali, Natalia Lylina, Zahra Paria Najafi-Haghi</i>	
Special Session: A High-Frequency Sinusoidal Signal Generation Using Harmonic Cancellation.....	50
<i>Ankush Mamgain, Salvador Mir, Jai Narayan Tripathi, Manuel J. Barragan</i>	
Fault Tolerant Architecture Design of a CubeSat Command and Data Handling System.....	52
<i>Christo A. Lara, Maximiliano Fragoso, Luis Manuel Juárez, Leonardo Barboni, Rigoberto Reyes, Ricardo Vázquez, Julio Pérez Acle, Saúl De La Rosa</i>	
Effect of Vth Shifting in CMOS Transistors Under Radiation Conditions When Applying OBT: A Case Study.....	58
<i>Pablo Petrashin, Walter Lancioni, Agustin Laprovitta, Fortunato Dualibe, Juan Castagnola</i>	

LUT-Based Arithmetic Circuit Approximation with Formal Guarantee on Worst Case Relative Error	62
<i>Pooja Choudhary, Lava Bhargava, Masahiro Fujita, Virendra Singh</i>	
Analyzing the Architectural Impact of Transient Fault Effects in SFUs of GPUs.....	64
<i>Josie E. Rodriguez Condia, Juan-David Guerrero-Balaguera, Edwar J. Patiño Núñez, Robert Limas, Matteo Sonza Reorda</i>	
A Fast Reliability Analysis of Image Segmentation Neural Networks Exploiting Statistical Fault Injections	70
<i>G. Gavarini, A. Ruospo, E. Sanchez</i>	
A New Defect Model Due to a Dust Particle Affecting the Fingers of FinFET Logic Gates	76
<i>Victor Champac, Freddy Forero, Michel Renovell, Leonardo Miceli</i>	
Co-Optimization of Security and Accessibility to On-Chip Instruments	82
<i>Erik Larsson</i>	
Silent Error Corruption: The New Reliability and Test Challenge	84
<i>Adit D. Singh</i>	
Analyzing Side-Channel Attack Vulnerabilities at RTL	86
<i>Xinhui Lai, Maksim Jenihhin</i>	
Evaluating a New RRAM Manufacturing Test Strategy	88
<i>T. S. Copetti, A. Castelnovo, T. Gemmeke, L. M. Bolzani Poehls</i>	
Error Resilient Neuromorphic Systems Using Embedded Predictive Neuron Checks.....	94
<i>Chandramouli Amarnath, Abhijit Chatterjee</i>	
Holistic IJTAG-Based External and Internal Fault Monitoring in UAVs	96
<i>Faisal Ahmed, Maksim Jenihhin</i>	
Invited Paper: A Holistic Fault Injection Platform for Neuromorphic Hardware.....	102
<i>Felix Staudigl, Thorben Fetz, Rebecca Pelke, Dominik Sisejkovic, Jan Moritz Joseph, Leticia Bolzani Pöhls, Rainer Leupers</i>	

Author Index