

2023 IEEE 41st VLSI Test Symposium (VTS 2023)

**San Diego, California, USA
24-26 April 2023**



**IEEE Catalog Number: CFP23029-POD
ISBN: 979-8-3503-4631-2**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23029-POD
ISBN (Print-On-Demand):	979-8-3503-4631-2
ISBN (Online):	979-8-3503-4630-5
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Outlier Detection for Analog Tests Using Deep Learning Techniques.....1	
<i>Chin-Kuan LIN, Cheng-Che LU, Shuo-Wen CHANG, Ying-Hua CHU, Kai-Chiang WU, Mango CHAO</i>	
Machine Learning-Based Adaptive Outlier Detection for Underkill Reduction in Analog/RF IC Testing.....8	
<i>Vineeth NIRANJAN, Deepika NEETHIRAJAN, Dallas WEBSTER, Amit NAHAR, Constantinos XANTHOPOULOS, Yiorgos MAKRIS</i>	
Architectural Radiation Hardening of CMOS Power Management Circuits through Bias Tuning.....15	
<i>Gauri KOLI, Liam NGUYEN, Kitchen JENNIFER</i>	
Geribaldi: A Temporal Simulator for Probabilistic IC Degradation and Failure Processes.....23	
<i>Ian HILL, Andre IVANOV</i>	
Diagnosis of Quantum Circuits in the NISQ Era.....30	
<i>Yu-Min LI, Cheng-Yun HSIEH, Yen-Wei LI, Chien-Mo LI</i>	
Targeted Custom High-Voltage Stress Patterns on Automotive Designs.....37	
<i>Saidapet RAMESH, Jaiswal AKSHAY, Marchese ROBERT, Thota SUNNY, Dickson KRISTOFOR</i>	
Reliable Brain-inspired AI Accelerators using Classical and Emerging Memories.....41	
<i>Mikail YAYLA, Simon THOMANN, Md Mazharul ISLAM, Ming-Liang WEI, Shu-Yin HO, Ahmedullah AZIZ, Chia-Lin YANG, Jian-Jia CHEN, Hussam AMROUCH</i>	
Innovation Practices Track: VLSI Functional Safety.....51	
<i>Fei SU, Meirav NITZAN, Ankush SETHI, Vaibhav KUMAR, Dan ALEXANDRESCU</i>	
Special Session: Security Verification & Testing for SR-Latch TRNGs.....52	
<i>Javad BAHRAMI, Mohammad EBRAHIMABADI, Jean-Luc DANGER, Sylvain GUILLEY, Naghmeh KARIMI</i>	
Silent Data Errors: Sources, Detection, and Modeling.....62	
<i>Adit SINGH, Sreejit CHAKRAVARTY, George PAPANIMITRIOU, Dimitris GIZOPOULOS</i>	
A Novel LBIST Signature Computation Method for Automotive Microcontrollers using a Digital Twin.....74	
<i>Daniel TILLE, Leon KLIMASCH, Sebastian HUHN</i>	
Vmin Prediction Using Nondestructive Stress Test.....80	
<i>Chun CHEN, Jeng-Yu LIAO, Chien-Mo LI, Harry CHEN, Eric Jia-Wei</i>	
Predicting the Silent Data Error Prone Devices Using Machine Learning.....87	
<i>Mohammad Ershad SHAIK, Abhishek Kumar</i>	
Functional Test Generation for AI Accelerators using Bayesian Optimization.....91	
<i>Arjun CHAUDHURI, Ching-Yuan CHEN, Jonti TALUKDAR, Krishnendu CHAKRABARTY</i>	
Expanding a Pool of Functional Test Sequences to Support Test Compaction.....97	
<i>Irith POMERANZ</i>	

A guided debugger-based fault injection methodology for assessing functional test programs.....	104
<i>Francesco ANGIONE, Paolo BERNARDI, Nicola DI GRUTTOLA GIARDINO, davide APPELLO, claudia BERTANI, Vincenzo TANCORRE</i>	
Refreshing the JTAG Family.....	111
<i>Michele PORTOLAN, Martin KEIM, Jeff REARICK, Heiko EHRENBORG</i>	
Innovation Practices Track: Silicon Lifecycle Management Challenges and Opportunities.....	118
<i>Robert JIN, Nilanjan MUKHERJEE, Yervant ZORIAN</i>	
Special Session: Approximation and Fault Resiliency of DNN Accelerators.....	119
<i>Mohammad Hasan AHMADILIVANI, Mario BARBARESCHI, Salvatore BARONE, Alberto BOSIO, Masoud DANESH TALAB, Salvatore DELLA TORCA, Gabriele GAVARINI, Maksim JENIHIN, Jaan RAIK, Annachiara RUOSPO, Ernesto SANCHEZ, Mahdi TAHERI</i>	
Fully Deterministic Storage Based Logic Built-In Self-Test.....	129
<i>Subashini GOPALSAMY, Irith POMERANZ</i>	
Test Generation for Defect-Based Faults of Scan Flip-Flops.....	136
<i>Yu-Teng NIEN, Chen-Hong LI, Pei-Yin WU, Yung-Jheng WANG, Kai-Chiang WU, Mango CHAO</i>	
Design for testability (DFT) for RSFQ circuits.....	143
<i>Mingye LI, Yunkun LIN, Sandeep GUPTA</i>	
CAPEC: A Cellular Automata Guided FSM-based IP Authentication Scheme.....	150
<i>Mridha Md Mashahedur RAHMAN, Mohammad RAHMAN, Rasheed KIBRIA, Mike BORZA, Bandi REDDY, Adam CRON, Fahim RAHMAN, Mark TEHRANIPOOR, Farimah FARAHMANDI</i>	
A Low Overhead Checksum Technique for Error Correction in Memristive Crossbar for Deep Learning Applications.....	158
<i>Surendra HEMARAM, Soyed Tuhin AHMED, Mahta MAYAHINIA, Christopher MÜNCH, Mehdi TAHOORI</i>	
Thwarting Reverse Engineering Attacks through Keyless Logic Obfuscation.....	165
<i>Leon LI, Alex ORAILOGLU</i>	
Graph Neural Networks for Hardware Vulnerability Analysis - Can you Trust your GNN?.....	171
<i>Lilas ALRAHIS, Ozgur SINANOGLU</i>	
Special Session: Using Graph Neural Networks for Tier-Level Fault Localization in Monolithic 3D Ics.....	175
<i>Shao-Chun HUNG, Arjun CHAUDHURI, Sanmitra BANERJEE, Krishnendu CHAKRABARTY</i>	
An Efficient External Memory Test Solution: Case Study for HPC Application.....	179
<i>Keqing OUYANG, Minqiang PENG, Yunrong ZHU, Kang QI, Grigor TSHAGHARYAN, Arun KUMAR, Gurgen HARUTYUNYAN, Isaac WANG</i>	
Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level.....	183
<i>Vinay KUMAR, Bhrugurajsinh CHUDASAMA, Bin BW WANG, Manish ARORA, Bharath SHANKARANARAYANAN</i>	
Overcoming Embedded Memory Test & Repair Challenges in the Gate-All-Around Era.....	187
<i>Artur GHUKASYAN, Grigor TSHAGHARYAN, Gurgen HARUTYUNYAN, Yervant ZORIAN</i>	

Hybrid Binary Neural Networks: A Tutorial Review.....	191
<i>Ahmet Enis CETIN, Hongyi PAN</i>	
Innovation Practices Track: Innovation on Telemetry Monitoring.....	203
<i>Fei SU, Marc HUNTER, Chen HE, Sashi OBILISSETTY</i>	
Kernel Smoothing Technique Based on Multiple-Coordinate System for Screening Potential Failures in NAND Flash Memory.....	204
<i>Gooyoung KIM, Youngseon MOON, Jongmin KIM</i>	
Pre and post silicon server platform transient performance using trans-inductor voltage regulator.....	211
<i>Judy AMANOR-BOADU, Rishik BAZAZ, Ritchie RICE, Azizi SHUMA, Horthense TAMDEM</i>	
Auxiliary State Machine Controlled Autonomous Design Verification Framework.....	216
<i>Gurumurti AVHAD</i>	
Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies.....	221
<i>Fabio PAVANELLO, Elena Ioana VATAJELU, Alberto BOSIO, Thomas VAN VAERENBERGH, Peter BIENSTMAN, Benoit CHARBONNIER, Alessio CARPEGNA, Stefano DI CARLO, Alessandro SAVINO</i>	
IP Session on Chiplet: Design, Assembly and Test.....	231
<i>Bapi VINNAKOTA, Jaber DERAKHSHANDEH, Eric BEYNE, Erik Jan MARINISSEN, Sreejit CHAKRAVARTY</i>	
Effective and Efficient Testing of Large Numbers of Inter-Die Interconnects in Chiplet-Based Multi-Die Packages.....	232
<i>Po-Yao CHUANG, Francesco LORENZELLI, SREEJIT CHAKRAVARTY, Cheng-Wen WU, Georges GIELEN, Erik Jan</i>	
An Exploration of ATPG Methods for Redacted IP and Reconfigurable Hardware.....	238
<i>Greg STITT, Naren Vikram Raj MASNA, Venkata KALLURU, Swarup BHUNIA, Nij DORAIRAJ, David KEHLET</i>	
Compact Set of Functional Broadside Tests with Fault Detection on Primary Outputs.....	245
<i>Irith POMERANZ</i>	
Innovation Practices Track: Testability and Dependability of AI Hardware and Autonomous Systems.....	252
<i>Fei SU, Eric ZHANG, Arjun CHAUDHURI, Michael PAULITSCH</i>	
Special Session: CAD for Hardware Security - Promising Directions for Automation of Security Assurance.....	253
<i>Sohrab AFTABJAHANI, Mark TEHRANIPOOR, Farimah FARAHMANDI, Bulbul AHMED, Ryan KASTNER, Francesco RESTUCCIA, Andres MEZA, Kaki RYAN, Nicole FERN, Jasper VAN WOUDEMBERG, Rajesh VELEGALATI, Cees-Bart BREUNESSE, Cynthia STURTON, Calvin DEUTSCHBEIN</i>	
Unified Approaches for Silicon Debug.....	263
<i>Mike RICCHETTI, Sankaran MENON, David AKSELROD</i>	