2023 International VLSI Symposium on Technology, **Systems and Applications** (VLSI-TSA/VLSI-DAT 2023)

Hsinchu, Taiwan 17 – 20 April 2023



IEEE Catalog Number: CFP23DF6-POD ISBN:

979-8-3503-3417-3

Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP23DF6-POD

 ISBN (Print-On-Demand):
 979-8-3503-3417-3

 ISBN (Online):
 979-8-3503-3416-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Content

Session J1: Plenary Session

- J1-1 Building a Quantum Computer...1
- J1-2 Industry Scale Reuse in the Chiplet Era...2

Session T1: Poster Session

- T1-1 Characterization of 4H-SiC PMOSFET with P+ Poly-Si Gate...4
- T1-2 Effects of Deep Trench Isolation Shape and Microlens Radius of Curvature on Optical and Electrical crosstalk in Backside Illuminated CMOS Image Sensors...6
- T1-3 The Impact of Nano CMOS Device Scaling on High Frequency Performance and Optimization Principle for f_{MAX} Boost...8
- T1-4 Characterization and Current Modeling of Stacked high-k Metal-Insulator-Metal Capacitors...10
- T1-5 Low-temperature & high yield transfer approaches for embedding the 4^{th} generation semiconductor Ga_2O_3 on the high thermal conductive substrate...12
- T1-6 Simulation and Investigation of Gate-Stack Variations in Ferroelectric-FET (FeFET) with Double-Gate Structure...14
- T1-7 A Kinetic Monte Carlo Simulation Study of WS₂ RRAM with Different 2D Layer Thickness...16
- T1-8 A High-energy-difference Design for Boltzmann Machine-based Invertible Logic...18
- T1-9 Investigation of Hydrogen Diffusion in Top Gate IGZO TFTs by Using Various Pulse-Width Operation Method and Capacitance-Voltage Analysis...20
- T1-10 Saturation of Transient Current Read at Millisecond-Scale in MOS Capacitor with Ultra-Thin Oxide when Switching...22
- T1-11 Study of SiC Trench MOSFET Switching Performance...24
- T1-12 Architecture Dependent Constraint-Aware RFET Based 1T-DRAM...26
- T1-13 Warpage Assessment of System in Wafer-level Package Technology with RDL Process through Theoretical Approach and Experimental Validation...28
- T1-14 Ultra High-k HfZrO₄Thin Films Grown by Atomic Layer Deposition using Metal-Organic and Brute HOOH precursors...30
- T1-15 Enhanced Device Characteristics of InGaAs MOSFETs Using High Switching Speed Ferroelectric Material...32
- T1-16 Effect of O₂ plasma surface treatment on gate leakage current in AlGaN/GaN HEMT...34

- T1-17 Voltage- and Current-mode ÷3 Injection-Locked Frequency Divider...36
- T1-18 Thomas-Fermi interfacial Screening with Voltage-dependence of the Screening Lengths and Influence of Oxygen Vacancies in MFTJs...38
- T1-19 Improving the fabricated Rate and Reliability of Top Gate a-IGZO TFTs under Positive Bias Stress by Using Double-Stacked Gate Insulator Layer Design...40
- T1-20 Integrated High Aspect Ratio 3D High Density Capacitor in Si Interposer for 2.5D Advanced Packaging Applications...42

Session T2: Paper Session - GaN HEMT Physics and Design

- T2-1 GaN on Si RF Performance with Different AlGaN Back Barrier...44
- T2-2 DC/RF Performance and Reliability of 100-nm Gate Length AlGaN/GaN MIS-HEMTs with Different Thickness of *in-situ* SiN...46
- T2-3 Investigation on ESD Robustness of 1200-V D-Mode GaN MIS-HEMTs with HBM ESD Test and TLP Measurement...48
- T2-4 Performance Improvement of GaN HEMT with Ferroelectric Gate Stacks for RF/mm-Wave Switching Applications...50
- T2-5 Investigating the Relationship Between Kink Voltage and Width Effect in GaN-on-SiC HEMTs...52

Session J2: Joint Special Session - Sensors – Devices Circuit and Applications in Automotive/Drone

- J2-1 Imaging and Sensing Devices for Future Automotive World...54
- J2-2 Small-Pixel Pseudo-dToF Image Sensors with Charge-domain Signal Compression...55
- J2-3 Vision Sensing in Automotive and its Applications...57
- J2-4 Reposition of 4D Imaging radar in sensor-fusion system toward Autonomous Driving...58
- J2-5 CMOS SPAD Sensors for Solid-state LIDAR...59

Session D1: Paper Session - Clocking Circuits

- D1-1 A 7~10.5-Gb/s Reference-Less Linear Half-rate CDR Circuit Using Automatic Band Selector...60
- D1-2 A Sub-Sampling Phase-Locked Loop with a TDC-Based Frequency-Locked Loop...64
- D1-3 A Sub-Sampling Phase-Locked Loop With a Robust Agile-Locking Frequency-Locked Loop...68

- D1-4 A 0.02mm² Sub-Sampling PLL with Spur Reduction Technique in 90nm CMOS Technology...72
- D1-5 High Swing VCO with Current-Reused Frequency Doubler and Darlington Amplifier...76

Session T3: Paper Session - Advanced Transistor Technology

- T3-1 Effect of Ga-Doping on Atomic-Layer-Deposited Ultrathin InGaO Thin Film Transistors with BEOL-Compatibility...80
- T3-2 Stacked Two Ge_{0.98}Si_{0.02} Nanowire nFETs with High- κ Dielectrics Featuring High I_{ON} per Footprint of 4800 μ A/ μ m at V_{OV}=V_{DS}=0.5V...82
- T3-3 Vertical GeSn/SiGeSn GAA Nanowire n-FETs with High Electron Mobility...84
- T3-4 Low D_{it} of (2-4) x 10¹⁰ eV⁻¹cm⁻² using Y₂O₃/epi-Si/Ge Gate Stacks...86
- T3-5 BEOL Design and RF Performance of Stacked Si Nanosheets and Nanowires...88
- T3-6 Attainment of Nearly Thermally Limited Subthreshold Slope in GaAs MOSFETs with in-situ Y₂O₃ Gate Dielectric for Cryogenic Electronics...90

Session T4: Special Session - High Power Devices

- T4-1 Singapore's First 200mm SiC Open Ecosystem Platform: Addressing Economics Performances & Reliability of High-Power Devices, and Evolution into RF/mmWave Solutions...92
- T4-2 Advanced Substrates for Power Electronics...93
- T4-3 Comprehensive GaN-on-Si Power Device Platform with High Manufacturing Capacity and Quality...95

Session D2: Paper Session - Analog and Mixed Signal Techniques

- D2-1 A 0.0072-mm² 10-bit 100-MS/s Calibration-free SAR ADC Using Digital Place-and-Route Tools in 40-nm CMOS...96
- D2-2 A 411nA Quiescent Current Hysteretic Buck Converter with Self-Control Biasing and Dynamic Voltage Scaling (DVS) for IoT Applications...100
- D2-3 A CMOS Buffer Amplifier with Slew-Rate Enhancement and Power Saving Techniques...102
- D2-4 A Low Power Readout Circuit for a Tri-axial Piezoelectric MEMS Accelerometer...104
- D2-5 A 200 nA Quiescent Current N-FinFET Power Stage Buck Converter with Passive Ramp On-Off-Time Control in 12 nm FinFET...108

Session J3: Plenary Session

J3-1 Disruptive Approaches towards Energy Efficient VLSI Technologies...112

J3-2 Generative AI: How It Changes Our Lives?

Take Vision & Language as an Example...114

Session T5: Paper Session - Ferro RRAM

- T5-1 Demonstration of Large Polarization in Si-doped HfO₂ Metal–Ferroelectric– Insulator–Semiconductor Capacitors with Good Endurance and Retention...115
- T5-2 NLS based Modeling of Temperature-dependent Phase Transition Characteristics for Antiferroelectric/Ferroelectric Hafnium Zirconium Oxides...117
- T5-3 Demonstration of Differential Mode FeFET-Array for multi-precision storage and IMC applications...119
- T5-4 ZrAl_xO_v high-k dielectrics for MIM decoupling capacitors in the BEOL...121
- T5-5 Fabrication of Low-Power RRAM for Stateful Hyperdimensional Computing...123
- T5-6 28nm HKMG 1F-1R² Multilevel Memory for Inference Engine Application...125

Session T6: Special Session - Advanced Packaging Technologies

- T6-1 Moore's Law in the Era of Polylithic Integration...127
- T6-2 Advanced Packaging and Heterogenous Integration...128
- T6-3 Opportunities and Challenges of 2.5D Packaging in the Al Data Center Era...129

Session T7: Paper Session - New Application Opportunities on Silicon Technology

- T7-1 16nm FinFET DUV Detector Array in Fully Compatible FinFET Logic Process...130
- T7-2 Offset-Via Anti-fuse by Cu BEOL Process in Advanced CMOS Technologies...132
- T7-3 Neuronal Function and Signal Amplification Device with Steep Switching "PN-Body Tied SOI-FET"...134
- T7-4 A High Sensitivity and Modulation Contrast Photonic Demodulator for Time-of-Flight Application...136
- T7-5 Demonstration of A 3D Chip by Logic-DRAM Stacked Using Paired TSV Interconnection through Interface for AI/Edge-Computing Application...138

Session D3: Special Session - Compute-in-Memory: From Architecture to Devices

- D3-1 Computing-in-Memory with Ferroelectric Materials and Beyond...140
- D3-2 Digital-Assisted Analog In-Memory Computing with RRAM Devices...142
- D3-3 Processing-in-memory (PIM)-based Manycore Architecture for Training Graph Neural Networks...146

Session T8: Special Session - Novel Channel Logic and 3D-stacked Transistors

- T8-1 Graphene and MoS₂: Pushing the Limits of Electronics Through Heterogeneous Integration...147
- T8-2 Epitaxial Growth of Transition Metal Dichalcogenide Monolayers and Heterostructures for Large Area Device Applications..148
- T8-3 Contacts and Dielectrics for Two-Dimensional Semiconductors...149
- T8-4 Hybrid 2D/CMOS Microchips for Memristive Technologies...150
- T8-5 Overview of scalable transfer approaches to enable epitaxial 2D material integration...151
- T8-6 Selective Dielectric on Dielectric (DOD) achieved on SiO₂ in Preference to W by 300° C Aniline Passivation and Water-free Chemical Vapor Deposition...153
- T8-7 Contact Resistance of n- and p-type 2D Semiconductors MoS₂ and WSe₂ with Moire Lattice Interfaces...154

Session J5: Joint Special Session - Heterogeneous Integration

- J5-1 Heterogeneous Integration with 3D Chiplets...156
- J5-2 Open, Extensible Platforms: the Key to Success in the Era of Bespoke Silicon and 3D-IC...157
- J5-3 Hybrid Bonding: The Key Technology to Reach Fine Pitch and High Density Stacking in Heterogeneous Integration...158
- J5-4 Thin Layer Transfer Technologies in Heterogeneous Integration...159
- J5-5 Scaling Heterogenous Integration from Dies to Materials...160
- J5-6 Embracing the Full Power of TSMC 3DFabric™ Design: Challenges and Solutions...161
- J5-7 The Next Frontier: From SoC to Heterogenous Integration of Chiplets...162

Session D4: Paper Session - Al and Security Chips

- D4-1 A Novel Unified Modular Arithmetic Unit for Elliptic Curve Cryptography...163
- D4-2 A Binary Weight Convolutional Neural Network Hardware Accelerator for Analysis Faults of the CNC Machinery on FPGA...167
- D4-3 Minimizing Computation in Binarized Neural Network Inference using Partial-Filter Sharing...171
- D4-4 Accelerating Binarized Neural Network Inference by Reusing Operation Results and Elevating Resource Utilization on Edge Devices...175

Session D5: Paper Session - Optimized Hardware Implementation for Domain-Specific Accelerators

- D5-1 Hardware-aware Model Architecture for Ternary Spiking Neural Networks...179
- D5-2 Accelerating LU-decomposition of Arbitrarily Sized Matrices on FPGAs...183
- D5-3 Area Efficient VLSI ASIC Implementation of Multilayer Perceptrons...187
- D5-4 Design of Lower-Error and Area-Efficient Sine Function Generators for Image Encryptions Using Logarithmic Number Systems (LNS)...191

Session D6: Special Session - Security and Encryption

- D6-1 A Survey on Hardware Security Techniques for Preventing Reverse Engineering Attacks...193
- D6-2 The Next Big Thing: IoT Applications with Data Privacy-enhancing Technologies...195
- D6-3 A Next-Generation Side-Channel Detector for General-Purpose Processors...196

Session D7: Paper Session - New Ideas in Design Automation and Test

- D7-1 A Built-In Self-Calibration Scheme for Memristor-Based Spiking Neural Networks...198
- D7-2 Machine Learning based Routing Guide Generation and its Application to Design Rule Violation Reduction...202
- D7-3 On Reliability Hardening of FPGA based RO-PUF by using Regression Methodologies...206
- D7-4 Layout Hotspot Pattern Clustering Using a Density-based Approach...210
- D7-5 Designing Constant-Timed Accelerators using High-Level Synthesis: A Case Study of ECG Biometric Authentication...214

Session J6: Plenary Session

- J6-1 Neuromorphic Computing with Computation-in-Memory (CIM)...218
- J6-2 VLSI Design and Test view of Computer Security...219

Session T9: Paper Session - Memory and Storage Technology

- T9-1 Advanced Materials Engineering Solutions to Address DRAM Scaling Challenges...223
- T9-2 Design of High-RA STT-MRAM for Future Energy-Efficient In-Memory Computing...224
- T9-3 Structure and Performance Co-optimization for the Development of Highly Reliable Spin-Orbit Torque Magnetic Random Access Memory...226
- T9-4 Analysis of Monolithic 3D SRAM with Back-End-of-Line-compatible Transistors...228

- T9-5 Field Effect Depletion Regions exploiting different Q_{ox} polarities for Interface Passivation in High-Resistivity Silicon Substrates...230
- T9-6 An Area and Energy Efficient All Resistive Neuromorphic-Computing Platform Implemented by a 4-bit-per-cell RG-FinFET Memory...232

Session T10: Special Session - Dielectric Stacking and Interface Engineering

- T10-1 Interface Tailoring for CMOS, Cryogenic Electronics, and Beyond...234
- T10-2 Nanosheet Extensions and Beyond...236
- T10-3 High Vth Ferroelectric Gate Stack GaN HEMT for Power Switching Applications...237
- T10-4 Ferroelectric Engineering of FeFET Toward Multi-Level Coding for High-Density Nonvolatile Memory...238

Session D8: Special Session - Advanced Process-induced Design Challenges and Solutions

- D8-1 Al Computing in Large-Scale Era : Pre-trillion-scale Neural Network Models and Exa-scale Supercomputing...239
- D8-2 Accurate and Efficient Aging-aware Static Timing Analysis...242
- D8-3 Activity-Based Aging Assessment...243
- D8-4 On Generating Cell Library in Advanced Nodes: Efforts and Challenges...244

Session D9: Industrial Session - Enabling Practices of Silicon Life-cycle Management

- D9-1 Silicon Lifecycle Solutions for Scaling Challenges in Technology, Design and System...248
- D9-2 Improving Silicon Health and Operational Metrics at Each Phase of the Device Lifecycle...250
- D9-3 Analysis of Vmin Variability in Complex Digital Logic via Post-Silicon Profiling...251

Session D10: Industrial Session - Cutting-Edge Computing Technologies from Purpose-Built Accelerators, Unified Memory Interfaces, to Al SoC Design Flows

- D10-1 Designing the Most Energy-Efficient Recommendation Inference Chip...255
- D10-2 Achieving Uniform Memory Read Distribution in Storage Class Memory...256
- D10-3 Exploring the Optimized AI SoC Design Flow...258

Organization

Author Index