

# **2023 Design, Automation & Test in Europe Conference & Exhibition (DATE 2023)**

**Antwerp, Belgium  
17-19 April 2023**

**Pages 1-502**



**IEEE Catalog Number: CFP23162-POD  
ISBN: 979-8-3503-9624-9**

**Copyright © 2023, European Design and Automation Association (EDAA)  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23162-POD
ISBN (Print-On-Demand):	979-8-3503-9624-9
ISBN (Online):	978-3-9819263-7-8
ISSN:	1530-1591

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

## **OPENING KEYNOTE 2**

The Cyber-Physical Metaverse — Where Digital Twins and Humans Come Together .....	1
<i>Dirk Elias, Dirk Ziegenbein, Philipp Mundhenk, Arne Hamann, Anthony Rowe</i>	

## **FOCUS SESSION: EMBRACING UNCERTAINTY AND EXPLORING NON-DETERMINISM FOR EFFICIENT IMPLEMENTATIONS OF MACHINE LEARNING MODELS**

Binary ReRAM-Based BNN First-Layer Implementation .....	3
<i>Mona Ezzadeen, Atreya Majumdar, Sigrid Thomas, Jean-Philippe Noël, Bastien Giraud, Marc Bocquet, François Andrieu, Damien Querlioz, Jean-Michel Portal</i>	
Scalable Spintronics-Based Bayesian Neural Network for Uncertainty Estimation.....	9
<i>Soyed Tuhin Ahmed, Kamal Danouchi, Michael Hefenbrock, Guillaume Prenat, Lorena Anghel, Mehdi B. Tahoori</i>	
Countering Uncertainties in In-Memory-Computing Platforms with Statistical Training, Accuracy Compensation and Recursive Test.....	15
<i>Amro Eldebiky, Grace Li Zhang, Bing Li</i>	

## **ASD TECHNICAL SESSION: DESIGNING FAULT TOLERANT AND RESILIENT AUTONOMOUS SYSTEMS**

MAVFI: An End-To-End Fault Analysis Framework with Anomaly Detection and Recovery for Micro Aerial Vehicles .....	21
<i>Yu-Shun Hsiao, Zishen Wan, Tianyu Jia, Radhika Ghosal, Abdulrahman Mahmoud, Arijit Raychowdhury, David Brooks, Gu-Yeon Wei, Vijay Janapa Reddi</i>	
Phalanx: Failure-Resilient Truck Platooning System .....	27
<i>Changjin Koo, Jaegeun Park, Taewook Ahn, Hongsuk Kim, Jong-Chan Kim, Yongsoon Eun</i>	
Efficient Software-Implemented HW Fault Tolerance for TinyML Inference in Safety-Critical Applications.....	33
<i>Uzair Sharif, Daniel Mueller-Gritschneider, Rafael Stahl, Ulf Schlichtmann</i>	
Formal Analysis of Timing Diversity for Autonomous Systems .....	39
<i>Anika Christmann, Robin Hapka, Rolf Ernst</i>	

## **MULTI-PARTNER PROJECTS**

NimbleAI: Towards Neuromorphic Sensing-Processing 3D-Integrated Chips .....	45
<i>Xabier Iturbe, Nassim Abderrahmane, Jaume Abella, Sergi Alcaide, Eric Beyne, Henri-Pierre Charles, Christelle Charpin-Nicolle, Lars Chittka, Angélica Dávila, Arne Erdmann, Carles Estrada, Ander Fernández, Anna Fontanelli, José Flich, Gianluca Furano, Alejandro Hernán Gloriani, Erik Isusquiza, Radu Grosu, Carles Hernández, Daniele Ielmini, David Jackson, Maha Kooli, Nicola Lepri, Bernabé Linares-Barranco, Jean-Loup Lachese, Eric Laurent, Menno Lindwer, Frank Linsenmaier, Mikel Luján, Karel Masarik, Nele Mentens, Orlando Moreira, Chinmay Nawghane, Luca Peres, Jean-Philippe Noel, Arash Pourtaherian, Christoph Posch, Peter Priller, Zdenek Prikryl, Felix Resch, Oliver Rhodes, Todor Stefanov, Moritz Storrting, Michele Taliercio, Rafael Tornero, Marcel Van De Burgwal, Geert Van Der Plas, Elisa Vianello, Pavel Zaykov</i>	
Optimizing Industrial Applications for Heterogeneous HPC Systems: The OPTIMA Project: Intermediate Stage.....	51
<i>Dimitris Theodoropoulos, Olivier Michel, Pavlos Malakonakis, Konstantinos Georgopoulos, Giovanni Isotton, Dionisios Pnevmatikatos, Ioannis Papaefstathiou, Gino Perna, Marisa Zanotti, Panagiotis Miliadis, Panagiotis Mpakos, Chloe Alverti, Aggelos Ioannou, Max Engelen, Albert Njoroge Kahira, Iakovos Mavroidis</i>	
Design Enablement Flow for Circuits with Inherent Obfuscation Based on Reconfigurable Transistors .....	55
<i>J. Trommer, N. Bhattacharjee, T. Mikolajick, S. Huhn, M. Merten, M. E. Djeridane, M. Hassan, R. Drechsler, S. Rai, N. Kavand, A. Darjani, A. Kumar, V. Sessi, M. Drescher, S. Kolodinski, M. Wiatr</i>	
SAFEXPLAIN: Safe and Explainable Critical Embedded Systems Based on AI.....	61
<i>Jaume Abella, Jon Perez, Cristofer Englund, Bahram Zonooz, Gabriele Giordana, Carlo Donzella, Francisco J. Cazorla, Enrico Mezzetti, Isabel Serra, Axel Brando, Irune Agirre, Fernando Eizaguirre, Thanh Hai Bui, Elahe Arani, Fahad Sarfraz, Ajay Balasubramaniam, Ahmed Badar, Iliaria Bloise, Lorenzo Feruglio, Iliaria Cinelli, Davide Brighenti, Davide Cunial</i>	
The FORA European Training Network on Fog Computing for Robotics and Industrial Automation .....	67
<i>Mohammadreza Barzegaran, Paul Pop</i>	
PetaOps/W Edge-AI $\mu$ Processors: Myth Or Reality?.....	73
<i>Manil Dev Gomony, Floran De Putter, Anteneh Gebregiorgis, Gianna Paulin, Linyan Mei, Vikram Jain, Said Hamdioui, Victor Sanchez, Tobias Grosser, Marc Geilen, Marian Verhelst, Friedemann Zenke, Frank Gurkaynak, Barry De Bruin, Sander Stuijk, Simon Davidson, Sayandip De, Mounir Ghogho, Alexandra Jimborean, Sherif Eissa, Luca Benini, Dimitrios Soudris, Rajendra Bishnoi, Sam Ainsworth, Federico Corradi, Ouassim Karrakchou, Tim Güneysu, Henk Corporaal</i>	
VE-FIDES: Designing Trustworthy Supply Chains Using Innovative Fingerprinting Implementations .....	79
<i>Bernhard Lippmann, Joel Hatsch, Stefan Seidl, Detlef Houdeau, Niranjana Papagudi Subrahmanyam, Daniel Schneider, Malek Safieh, Anne Passarelli, Aliza Maftun, Michaela Brunner, Tim Music, Michael Pehl, Tauseef Siddiqui, Ralf Brederlow, Ulf Schlichtmann, Bjoern Driemeyer, Maurits Ortmanns, Robert Hesselbarth, Matthias Hiller</i>	

## **LATE BREAKING RESULTS: NOVEL COMPUTING PARADIGMS**

Digital Emulation of Oscillator Ising Machines.....	85
<i>Shreesha Sreedhara, Jaijeet Roychowdhury, Joachim Wabnig, Pavan Srinath</i>	
Energy-Efficient Bayesian Inference Using Near-Memory Computation with Memristors.....	87
<i>C. Turck, K.-E. Harabi, T. Hirtzlin, E. Vianello, R. Laurent, J. Droulez, P. Bessiere, M. Bocquet, J.-M. Portal, D. Querlioz</i>	
Towards a Robust Multiply-Accumulate Cell in Photonics Using Phase-Change Materials .....	89
<i>Raphael Cardoso, Clément Zrounba, Mohab Abdalla, Paul Jimenez, Mauricio Gomes De Queiroz, Benoît Charbonnier, Fabio Pavanello, Ian O'Connor, Sébastien Le Beux</i>	
Lightspeed Binary Neural Networks Using Optical Phase-Change Materials .....	91
<i>Taha Shahroodi, Raphael Cardoso, Mahdi Zahedi, Stephan Wong, Alberto Bosio, Ian O'Connor, Said Hamdioui</i>	
Real-Time Fully Unsupervised Domain Adaptation for Lane Detection in Autonomous Driving .....	93
<i>Kshitij Bhardwaj, Zishen Wan, Arijit Raychowdhury, Ryan Goldhahn</i>	
A Linear-Time, Optimization-Free, and Edge Device-Compatible Hypervector Encoding .....	95
<i>Sercan Aygun, M. Hassan Najafi, Mohsen Imani</i>	

## **MEMORY-CENTRIC COMPUTING**

Minimizing Communication Conflicts in Network-On-Chip Based Processing-In-Memory Architecture .....	97
<i>Hanbo Sun, Tongxin Xie, Zhenhua Zhu, Guohao Dai, Huazhong Yang, Yu Wang</i>	
Hierarchical Non-Structured Pruning for Computing-In-Memory Accelerators with Reduced ADC Resolution Requirement .....	103
<i>Wenlu Xue, Jinyu Bai, Sifan Sun, Wang Kang</i>	
PIC-RAM: Process-Invariant Capacitive Multiplier Based Analog in Memory Computing in 6T SRAM.....	109
<i>Kailash Prasad, Aditya Biswas, Arpita Kabra, Joycee Mekie</i>	

## **LOGIC SYNTHESIS AND VERIFICATION**

Computing Effective Resistances on Large Graphs Based on Approximate Inverse of Cholesky Factor.....	115
<i>Zhiqiang Liu, Wenjian Yu</i>	
Fanout-Bounded Logic Synthesis for Emerging Technologies - A Top-Down Approach .....	121
<i>Dewmini Sudara Marakkalage, Giovanni De Micheli</i>	
Synthesis with Explicit Dependencies.....	127
<i>Priyanka Golia, Subhajit Roy, Kuldeep S. Meel</i>	

## **ASD SPECIAL SESSION: INFORMATION PROCESSING FACTORY, TAKE TWO ON SELF-AWARE SYSTEMS OF MPSOCS**

Information Processing Factory 2.0 — Self-Awareness for Autonomous Collaborative Systems .....	133
<i>Nora Sperling, Alex Bendrick, Dominik Stöhrmann, Rolf Ernst, Bryan Donyanavard, Florian Maurer, Oliver Lenke, Anmol Surhonne, Andreas Herkersdorf, Walaa Amer, Caio Batista De Melo, Ping-Xiang Chen, Quang Anh Hoang, Rachid Karami, Biswadip Maity, Paul Nikolian, Mariam Rakka, Dongjoo Seo, Saehanseul Yi, Minjun Seo, Nikil Dutt, Fadi Kurdahi</i>	

## **SECURITY OF EMERGING TECHNOLOGIES AND MACHINE LEARNING**

Exploiting Short Application Lifetimes for Low Cost Hardware Encryption in Flexible Electronics .....	139
<i>Nathaniel Bleier, M. Husnain Mubarak, Suman Balaji, Francisco Rodriguez, Antony Sou, Scott White, Rakesh Kumar</i>	
Attacking ReRAM-Based Architectures Using Repeated Writes .....	145
<i>Biresh Kumar Joardar, Krishnendu Chakrabarty</i>	
Security Evaluation of a Hybrid CMOS/MRAM Ascon Hardware Implementation.....	151
<i>Nathan Roussel, Olivier Potin, Jean-Max Dutertre, Jean-Baptiste Rigaud</i>	
MANTIS: Machine Learning-Based Approximate ModeliNg of Redacted Integrated Circuits.....	157
<i>Chaitali G. Sathe, Yiorgos Makris, Benjamin Carrion Schafer</i>	
Long Range Detection of Emanation from HDMI Cables Using CNN and Transfer Learning .....	163
<i>Md Faizul Bari, Meghna Roy Chowdhury, Shreyas Sen</i>	
Adversarial Attack on Hyperdimensional Computing-Based NLP Applications .....	169
<i>Sizhe Zhang, Zhao Wang, Xun Jiao</i>	
A Practical Remote Power Attack on Machine Learning Accelerators in Cloud FPGAs .....	175
<i>Shanquan Tian, Shayan Moini, Daniel Holcomb, Russell Tessier, Jakub Szefer</i>	
Scalable Scan-Chain-Based Extraction of Neural Network Models .....	181
<i>Shui Jiang, Seetal Potluri, Tsung-Yi Ho</i>	
Comprehensive Analysis of Hyperdimensional Computing Against Gradient Based Attacks .....	187
<i>Hamza Errahmouni Barkam, Sungheon Eavn Jeon, Calvin Yeung, Zhuowen Zou, Xun Jiao, Mohsen Imani</i>	

## **LOGICAL AND PHYSICAL ANALYSIS AND DESIGN**

Synthesis and Utilization of Standard Cells Amenable to Gear Ratio of Gate-Metal Pitches for Improving Pin Accessibility .....	189
<i>Jooyeon Jeong, Sehyeon Chung, Kyeongrok Jo, Taewhan Kim</i>	
Center-Of-Delay: A New Metric to Drive Timing Margin Against Spatial Variation in Complex SOCs.....	195
<i>Christian Lütkemeyer, Anton Belov</i>	
A Novel Delay Calibration Method Considering Interaction Between Cells and Wires .....	201
<i>Leilei Jin, Jiajie Xu, Wenjie Fu, Hao Yan, Xiao Shi, Ming Ling, Longxing Shi</i>	

Rethinking NPN Classification from Face and Point Characteristics of Boolean Functions .....	207
<i>Jiayi Zhang, Shenggen Zheng, Liwei Ni, Huawei Li, Guojie Luo</i>	
Exact Synthesis Based on Semi-Tensor Product Circuit Solver .....	213
<i>Hongyang Pan, Zhufei Chu</i>	
An Effective and Efficient Heuristic for Rational-Weight Threshold Logic Gate Identification.....	219
<i>Ting-Yu Yeh, Yueh Cho, Yung-Chih Chen</i>	
Fast STA Graph Partitioning Framework for Multi-GPU Acceleration.....	225
<i>Guannan Guo, Tsung-Wei Huang, Martin Wong</i>	
TOFU: A Two-Step Floorplan Refinement Framework for Whitespace Reduction .....	231
<i>Shixiong Kai, Chak-Wa Pui, Fangzhou Wang, Shougao Jiang, Bin Wang, Yu Huang, Jianye Hao</i>	
Routability Prediction Using Deep Hierarchical Classification and Regression.....	236
<i>Daeyeon Kim, Jakang Lee, Seokhyeong Kang</i>	
Efficient Design Rule Checking with GPU Acceleration .....	238
<i>Wei Zhong, Zhenhua Feng, Zhuolun He, Weimin Wang, Yuzhe Ma, Bei Yu</i>	
Mitigating Layout Dependent Effect-Induced Timing Risk in Multi-Row-Height Detailed Placement .....	240
<i>Li-Chen Wang, Shao-Yun Fang</i>	
Two-Stage PCB Routing Using Polygon-Based Dynamic Partitioning and MCTS.....	242
<i>Youbiao He, Hebi Li, Ge Luo, Forrest Sheng Bao</i>	
DeepTH: Chip Placement with Deep Reinforcement Learning Using a Three-Head Policy Network .....	244
<i>Dengwei Zhao, Shuai Yuan, Yanan Sun, Shikui Tu, Lei Xu</i>	

## **RECONFIGURABLE ARCHITECTURES, MACHINE LEARNING AND CIRCUIT DESIGN**

Towards Efficient Neural Network Model Parallelism on Multi-FPGA Platforms .....	246
<i>David Rodríguez Agut, Rafael Tornero, José Flich</i>	
High-Accuracy Low-Power Reconfigurable Architectures for Decomposition-Based Approximate Lookup Table.....	252
<i>Xingyue Qian, Chang Meng, Xiaolong Shen, Junfeng Zhao, Leibin Ni, Weikang Qian</i>	
FPGA Acceleration of GCN in Light of the Symmetry of Graph Adjacency Matrix .....	258
<i>Gopikrishnan Raveendran Nair, Han-Sok Suh, Mahantesh Halappanavar, Frank Liu, Jae-Sun Seo, Yu Cao</i>	
PR-ESP: An Open-Source Platform for Design and Programming of Partially Reconfigurable SoCs .....	264
<i>Biruk Seyoum, Davide Giri, Kuan-Lin Chiu, Bryce Natter, Luca Carloni</i>	
ISOP: Machine Learning-Assisted Inverse Stack-Up Optimization for Advanced Package Design.....	270
<i>Hyunsu Chae, Bhyrav Mutnury, Keren Zhu, Douglas Wallace, Douglas Winterberg, Daniel De Araujo, Jay Reddy, Adam Klivans, David Z. Pan</i>	
Fast and Accurate Wire Timing Estimation Based on Graph Learning .....	276
<i>Yuyang Ye, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi</i>	

DTOC: Integrating Deep-Learning Driven Timing Optimization into the State-Of-The-Art Commercial EDA Tool .....	282
<i>Kyungjoon Chang, Jaehoon Ahn, Heechun Park, Kyu-Myung Choi, Taewhan Kim</i>	
RL-Legalizer: Reinforcement Learning-Based Cell Priority Optimization in Mixed-Height Standard Cell Legalization .....	288
<i>Sung-Yun Lee, Seonghyeon Park, Daeyeon Kim, Minjae Kim, Tuyen P. Le, Seokhyeong Kang</i>	
Neural Network on the Edge: Efficient and Low Cost FPGA Implementation of Digital Predistortion in MIMO Systems.....	294
<i>Yiyue Jiang, Andrius Vaicaitis, Miriam Leeser, John Dooley</i>	
Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks .....	296
<i>Shashwat Khandelwal, Anneliese Walsh, Shanker Shreejith</i>	

### **FOCUS SESSION: THE PAST, PRESENT AND FUTURE OF CHIPLETS**

The Next Era for Chiplet Innovation .....	298
<i>Gabriel H. Loh, Raja Swaminathan</i>	
Achieving Datacenter-Scale Performance Through Chiplet-Based Manycore Architectures .....	304
<i>Harsh Sharma, Sumit K. Mandal, Janardhan Rao Doppa, Umit Ogras, Partha Pratim Pande</i>	
Machine Learning Accelerators in 2.5D Chiplet Platforms with Silicon Photonics .....	310
<i>Febin Sunny, Ebadollah Taheri, Mahdi Nikdast, Sudeep Pasricha</i>	

### **ASD TECHNICAL SESSION: AUTONOMY FOR SYSTEMS PERCEPTION, CONTROL AND OPTIMIZATION**

Autonomous Hyperloop Control Architecture Design Using MAPE-K.....	316
<i>Julian Demicoli, Laurin Prenzel, Sebastian Steinhorst</i>	
Reinforcement-Learning-Based Job-Shop Scheduling for Intelligent Intersection Management .....	322
<i>Shao-Ching Huang, Kai-En Lin, Cheng-Yen Kuo, Li-Heng Lin, Muhammed O. Sayin, Chung-Wei Lin</i>	
Bio-Inspired Autonomous Exploration Policies with CNN-Based Object Detection on Nano-Drones .....	328
<i>Lorenzo Lamberti, Luca Bompani, Victor Javier Kartsch, Manuele Rusci, Daniele Palossi, Luca Benini</i>	
Butterfly Effect Attack: Tiny and Seemingly Unrelated Perturbations for Object Detection .....	334
<i>Nguyen Anh Vu Doan, Arda Yüksel, Chih-Hong Cheng</i>	

### **ASD PANEL SESSION: AUTONOMOUS SYSTEMS DESIGN AS A DRIVER OF INNOVATION?**

Autonomous System Design Session - Benefits, Challenges and Risks in Various Application Domains .....	340
<i>Adler Rasmus</i>	



## **TESTING**

- Device-Aware Test for Back-Hopping Defects in STT-MRAMs ..... 342  
*Sicong Yuan, Mottaqiallah Taouil, Moritz Fieback, Hanzhi Xun, Erik Jan Marinissen, Gouri Sankar Kar, Sidharth Rao, Sebastien Couet, Said Hamdioui*
- CorrectNet: Robustness Enhancement of Analog In-Memory Computing for Neural Networks by Error Suppression and Compensation ..... 348  
*Amro Eldebiky, Grace Li Zhang, Georg Bocherer, Bing Li, Ulf Schlichtmann*
- Assessing Convolutional Neural Networks Reliability Through Statistical Fault Injections ..... 354  
*A. Ruospo, G. Gavarini, C. De Sio, J. Guerrero, L. Sterpone, M. Sonza Reorda, E. Sanchez, R. Mariani, J. Aribido, J. Athavale*

## **MACHINE LEARNING TECHNIQUES FOR EMBEDDED SYSTEMS**

- PRADA: Point Cloud Recognition Acceleration Via Dynamic Approximation..... 360  
*Zhuoran Song, Heng Lu, Gang Li, Li Jiang, Naifeng Jing, Xiaoyao Liang*
- Federated Learning with Heterogeneous Models for on-Device Malware Detection in IoT Networks ..... 366  
*Sanket Shukla, Setareh Rafatirad, Housman Homayoun, Sai Manoj Pudukottai Dinakarrao*
- Genetic Algorithm-Based Framework for Layer-Fused Scheduling of Multiple DNNs on Multi-Core Systems ..... 372  
*Sebastian Karl, Arne Symons, Nael Fafous, Marian Verhelst*

## **BENCHMARKING AND VERIFICATION**

- Benchmarking Large Language Models for Automated Verilog RTL Code Generation ..... 378  
*Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, Siddharth Garg*
- Processor Verification Using Symbolic Execution: A RISC-V Case-Study ..... 384  
*Niklas Bruns, Vladimir Herdt, Rolf Drechsler*
- Perspector: Benchmarking Benchmark Suites..... 390  
*Sandeep Kumar, Abhisek Panda, Smruti R. Sarangi*

## **FROM SYNTHESIS TO APPLICATION**

- Efficient Parallelization of 5G-PUSCH on a Scalable RISC-V Many-Core Processor ..... 396  
*Marco Bertuletti, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini*
- Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up with the Industry ..... 402  
*Benjamin L. C. Barzen, Arya Reais-Parsi, Eddie Hung, Minwoo Kang, Alan Mishchenko, Jonathan W. Greene, John Wawrzynek*
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility ..... 408  
*Haoyi Zhang, Xiaohan Gao, Haoyang Luo, Jiahao Song, Xiyan Tang, Junhua Liu, Yibo Lin, Runsheng Wang, Ru Huang*

## **MULTI-PARTNER PROJECTS**

Securing a RISC-V Architecture: A Dynamic Approach.....	414
<i>S. Pillement, M. Méndez Real, J. Pottier, T. Nieddu, B. Le Gal, S. Faucou, J. L. Béchenec, M. Briday, S. Girbal, J. Le Rhun, O. Gilles, D. Gracia Pérez, A. Sintzoff, J. R. Coulon</i>	
The ZuSE-KI-Mobil AI Accelerator SoC: Overview and a Functional Safety Perspective .....	419
<i>Fabian Kempf, Julian Hoefer, Tanja Harbaum, Juergen Becker, Nael Fasfous, Alexander Frickenstein, Hans-Joerg Voegel, Simon Friedrich, Robert Wittig, Emil Matúš, Gerhard Fettweis, Matthias Lueders, Holger Blume, Jens Benndorf, Darius Grantz, Martin Zeller, Dietmar Engelke, Karl-Heinz Eickel</i>	
ZuSE-KI-AVF: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving .....	425
<i>Gia Bao Thieu, Sven Gesper, Guillermo Payá-Vayá, Christoph Riggers, Oliver Renke, Till Fiedler, Jakob Marten, Tobias Stuckenberg, Holger Blume, Christian Weis, Lukas Steiner, Chirag Sudarshan, Norbert Wehn, Lennart M. Reimann, Rainer Leupers, Michael Beyer, Daniel Köhler, Alisa Jauch, Jan Micha Borrmann, Setareh Jaberansari, Tim Berthold, Meinolf Blawat, Markus Kock, Gregor Schewior, Jens Benndorf, Frederik Kautz, Hans-Martin Bluethgen, Christian Sauer</i>	
EuFRATE: European FPGA Radiation-Hardened Architecture for Telecommunications.....	431
<i>Ludovica Bozzoli, Antonino Catanese, Emilio Fazzoletto, Eugenio Scarpa, Diana Goehringer, Sergio A. Pertuz, Lester Kalms, Cornelia Wulf, Najdet Charaf, Luca Sterpone, Sarah Azimi, Daniele Rizzieri, Salvatore Gabriele La Greca, David Merodio Codinachs, Stephen King</i>	
The SERRANO Platform: Stepping Towards Seamless Application Development & Deployment in the Heterogeneous Edge-Cloud Continuum .....	437
<i>Aggelos Ferikoglou, Argyris Kokkinis, Dimitrios Danopoulos, Ioannis Oroutzoglou, Anastasios Nanos, Stathis Karanastasis, Marton Sipos, Javad Fadaie Ghotbi, Juan Jose Vegas Olmos, Dimosthenis Masouros, Kostas Siozios</i>	
Evaluation of Heterogeneous AIoT Accelerators Within VEDLIoT .....	441
<i>R. Griessl, F. Porrmann, N. Kucza, K. Mika, J. Hagemeyer, M. Kaiser, M. Porrmann, M. Tassemeier, M. Flottmann, F. Qararyah, M. Waqar, P. Trancoso, D. Ödman, K. Gugala, G. Latosinski</i>	
SPHERE-DNA: Privacy-Preserving Federated Learning for eHealth.....	447
<i>Jari Nurmi, Yinda Xu, Jani Boutellier, Bo Tan</i>	

## **ASD FOCUS SESSION 1: AUTONOMY-DRIVEN EMERGING DIRECTIONS IN SOFTWARE-DEFINED VEHICLES**

Autonomy-Driven Emerging Directions in Software-Defined Vehicles.....	453
<i>Unmesh Bordoloi, Samarjit Chakraborty, Markus Jochim, Prachi Joshi, Arvind Raghuraman, S. Ramesh</i>	

## **HARDWARE ACCELERATORS AND MEMORY SUBSYSTEMS**

UVMMU: Hardware-Offloaded Page Migration for Heterogeneous Computing .....	459
<i>Jihun Park, Donghun Jeong, Jungrae Kim</i>	
ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining.....	465
<i>C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos, D. Pnevmatikatos</i>	

FastRW: A Dataflow-Efficient and Memory-Aware Accelerator for Graph Random Walk on FPGAs.....	471
<i>Yingxue Gao, Teng Wang, Lei Gong, Chao Wang, Xi Li, Xuehai Zhou</i>	
Twin ECC: A Data Duplication Based ECC for Strong DRAM Error Resilience.....	477
<i>Hyeong Kon Bae, Myung Jae Chung, Young-Ho Gong, Sung Woo Chung</i>	
Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers.....	483
<i>Mahendra Rathor, Vishesh Mishra, Urbi Chatterjee</i>	
CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory.....	489
<i>Tianyu Fu, Chiyue Wei, Zhenhua Zhu, Shang Yang, Zhongming Yu, Guohao Dai, Huazhong Yang, Yu Wang</i>	
Atomic but Lazy Updating with Memory-Mapped Files for Persistent Memory.....	495
<i>Qisheng Jiang, Lei Jia, Chundong Wang</i>	
Out-Of-Step Pipeline for Gather/Scatter Instructions.....	501
<i>Yi Ge, Katsuhiko Yoda, Makiko Ito, Toshiyuki Ichiba, Takahide Yoshikawa, Ryota Shioya, Masahiro Goshima</i>	
MemPool Meets Systolic: Flexible Systolic Computation in a Large Shared-Memory Processor Cluster .....	503
<i>Samuel Riedel, Gua Hao Khov, Sergio Mazzola, Matheus Cavalcante, Renzo Andri, Luca Benini</i>	
TURBULENCE: Complexity-Effective Out-Of-Order Execution on GPU with Distance-Based ISA.....	505
<i>Reoma Matsuo, Toru Koizumi, Hidetsugu Irie, Shuichi Sakai, Ryota Shioya</i>	

## **RESOURCE-AWARE COMPUTING**

Efficient Hyperdimensional Learning with Trainable, Quantizable, and Holistic Data Representation.....	507
<i>Jiseung Kim, Hyunsei Lee, Mohsen Imani, Yeseong Kim</i>	
Smart Knowledge Transfer-Based Runtime Power Management .....	513
<i>Lin Chen, Xiao Li, Fan Jiang, Chengeng Li, Jiang Xu</i>	
REDRAW: Fast and Efficient Hardware Accelerator with Reduced Reads and Writes for 3D UNet.....	519
<i>Tom Glint, Manu Awasthi, Joyce Meki</i>	
Temperature-Aware Sizing of Multi-Chip Module Accelerators for Multi-DNN Workloads .....	525
<i>Prachi Shukla, Derrick Aguren, Tom Burd, Ayse K. Coskun, John Kalamatianos</i>	
Jumping Shift: A Logarithmic Quantization Method for Low-Power CNN Acceleration.....	531
<i>Longxing Jiang, David Aledo, Rene Van Leuken</i>	
Thermal Management for S-NUCA Many-Cores Via Synchronous Thread Rotations .....	537
<i>Yixian Shen, Sobhan Niknam, Anuj Pathania, Andy D. Pimentel</i>	
Proteus: HLS-Based NoC Generator and Simulator.....	543
<i>Abhimanyu Rajeshkumar Bambhaniya, Yangyu Chen, Anshuman, Rohan Banerjee, Tushar Krishna</i>	

MOELA: A Multi-Objective Evolutionary/Learning Design Space Exploration Framework for 3D Heterogeneous Manycore Platforms .....	549
<i>Sirui Qi, Yingheng Li, Sudeep Pasricha, Ryan Gary Kim</i>	
Developing an Ultra-Low Power RISC-V Processor for Anomaly Detection.....	555
<i>Jina Park, Eunjin Choi, Kyungwon Lee, Jae-Jin Lee, Kyuseung Han, Woojoo Lee</i>	
Extended Abstract: Monitoring-Based Thermal Management for Mixed-Criticality Systems.....	557
<i>Marcel Mettler, Martin Rapp, Heba Khdr, Daniel Mueller-Gritschneider, Jörg Henkel, Ulf Schlichtmann</i>	
A Lightweight Congestion Control Technique for NoCs with Deflection Routing .....	559
<i>Shruti Yadav Narayana, Sumit K. Mandal, Raid Ayoub, Michael Kishinevsky, Umit Y. Ogras</i>	

## **TEST METHODS AND DEPENDABILITY**

Improving Reliability of Spiking Neural Networks Through Fault Aware Threshold Voltage Optimization.....	561
<i>Ayesha Siddique, Khaza Anuarul Hoque</i>	
Automated and Agile Design of Layout Hotspot Detector Via Neural Architecture Search .....	567
<i>Zihao Chen, Fan Yang, Li Shang, Xuan Zeng</i>	
Upheaving Self-Heating Effects from Transistor to Circuit Level Using Conventional EDA Tool Flows .....	573
<i>Florian Klemme, Sami Salamin, Hussam Amrouch</i>	
Built-In Self-Test and Built-In Self-Repair Strategies Without Golden Signature for Computing in Memory .....	579
<i>Yu-Chih Tsai, Wen-Chien Ting, Chia-Chun Wang, Chia-Cheng Chang, Ren-Shuo Liu</i>	
Security-Aware Approximate Spiking Neural Networks.....	585
<i>Syed Tihaam Ahmad, Ayesha Siddique, Khaza Anuarul Hoque</i>	
BAFFI: A Bit-Accurate Fault Injector for Improved Dependability Assessment of FPGA Prototypes.....	591
<i>Ilya Tuzov, David De Andrés, Juan-Carlos Ruiz, Carles Hernández</i>	
A Novel Fault-Tolerant Architecture for Tiled Matrix Multiplication .....	597
<i>Sandeep Bal, Chandra Sekhar Mummidi, Victor Da Cruz Ferreira, Sudarshan Srinivasan, Sandip Kundu</i>	
Reduce: A Framework for Reducing the Overheads of Fault-Aware Retraining.....	603
<i>Muhammad Abdullah Hanif, Muhammad Shafique</i>	
Bitstream-Level Interconnect Fault Characterization for SRAM-Based FPGAs .....	605
<i>Christian Fibich, Martin Horauer, Roman Obermaisser</i>	
Compact Test Pattern Generation for Multiple Faults in Deep Neural Networks.....	607
<i>Dina A. Moussa, Michael Hefenbrock, Mehdi Tahoori</i>	
READ: Reliability-Enhanced Accelerator Dataflow Optimization Using Critical Input Pattern Reduction .....	609
<i>Zuodong Zhang, Meng Li, Yibo Lin, Runsheng Wang, Ru Huang</i>	

Robust Resistive Open Defect Identification Using Machine Learning with Efficient Feature Selection .....	611
<i>Zahra Paria Najafi-Haghi, Florian Klemme, Hanieh Jafarzadeh, Hussam Amrouch, Hans-Joachim Wunderlich</i>	

## **MODELLING, VERIFICATION AND TIMING ANALYSIS OF CYBER-PHYSICAL SYSTEMS**

ImpactTracer: Root Cause Localization in Microservices Based on Fault Propagation Modeling .....	613
<i>Ru Xie, Jing Yang, Jingying Li, Liming Wang</i>	
PumpChannel: An Efficient and Secure Communication Channel for Trusted Execution Environment on ARM-FPGA Embedded SoC .....	619
<i>Jingquan Ge, Yuekang Li, Yang Liu, Yaowen Zheng, Yi Liu, Lida Zhao</i>	
On the Degree of Parallelism in Real-Time Scheduling of DAG Tasks .....	625
<i>Qingqiang He, Nan Guan, Mingsong Lv, Zonghua Gu</i>	
Timing Predictability for SOME/IP-Based Service-Oriented Automotive In-Vehicle Networks .....	631
<i>Enrico Fraccaroli, Prachi Joshi, Shengjie Xu, Khaja Shazzad, Markus Jochim, Samarjit Chakraborty</i>	
Analysis and Optimization of Worst-Case Time Disparity in Cause-Effect Chains .....	637
<i>Xu Jiang, Xiantong Luo, Nan Guan, Zheng Dong, Shaoshan Liu, Wang Yi</i>	
Data Freshness Optimization on Networked Intermittent Systems .....	643
<i>Hao-Jan Huang, Wen Sheng Lim, Chia-Heng Tu, Chun-Feng Wu, Yuan-Hao Chang</i>	
A Safety-Guaranteed Framework for Neural-Network-Based Planners in Connected Vehicles Under Communication Disturbance .....	649
<i>Kevin Kai-Chun Chang, Xiangguo Liu, Chung-Wei Lin, Chao Huang, Qi Zhu</i>	
Co-Design of Topology, Scheduling, and Path Planning in Automated Warehouses .....	655
<i>Christopher Leet, Chanwook Oh, Michele Lora, Sven Koenig, Pierluigi Nuzzo</i>	
Polyglot Modal Models Through Lingua Franca .....	661
<i>Alexander Schulz-Rosengarten, Reinhard Von Hanxleden, Marten Lohstroh, Soroush Bateni, Edward A. Lee</i>	
DEL: Dynamic Symbolic Execution-Based Lifter for Enhanced Low-Level Intermediate Representation .....	663
<i>Hany Abdelmaksoud, Zain A. H. Hammadeh, Goerschwin Fey, Daniel Lüdtke</i>	
WCET Analysis of Shared Caches in Multi-Core Architectures Using Event-Arrival Curves .....	665
<i>Thilo L. Fischer, Heiko Falk</i>	
Resource Optimization with 5G Configured Grant Scheduling for Real-Time Applications .....	667
<i>Yungang Pan, Rouhollah Mahfouzi, Soheil Samii, Petru Eles, Zebo Peng</i>	
Motivating Agent-Based Learning for Bounding Time in Mixed-Criticality Systems .....	669
<i>Behnaz Ranjbar, Ali Hosseinghorban, Akash Kumar</i>	

## **APPLICATIONS OF EMERGING TECHNOLOGIES AND COMPUTING PARADIGMS**

HDGIM: Hyperdimensional Genome Sequence Matching on Unreliable Highly Scaled FeFET .....	671
<i>Hamza Errahmouni Barkam, Sanggeon Yun, Paul R. Genssler, Zhuowen Zou, Che-Kai Liu, Hussam Amrouch, Mohsen Imani</i>	
Quantum Measurement Discrimination Using Cumulative Distribution Functions .....	677
<i>Zachery Utt, Daniel Volya, Prabhat Mishra</i>	
Extending the Design Space of Dynamic Quantum Circuits for Toffoli Based Network .....	683
<i>Abhoy Kole, Arighna Deb, Kamalika Datta, Rolf Drechsler</i>	
AI-Based Detection of Droplets and Bubbles in Digital Microfluidic Biochips .....	689
<i>Jianan Xu, Wenjie Fan, Jan Madsen, Georgi Plamenov Tanev, Luca Pezzarossa</i>	
Split Additive Manufacturing for Printed Neuromorphic Circuits .....	695
<i>Haibin Zhao, Michael Hefenbrock, Michael Beigl, Mehdi B. Tahoori</i>	
PIMPR: PIM-Based Personalized Recommendation with Heterogeneous Memory Hierarchy .....	701
<i>Tao Yang, Hui Ma, Yilong Zhao, Fangxin Liu, Zhezhi He, Xiaoli Sun, Li Jiang</i>	
FSL-HD: Accelerating Few-Shot Learning on ReRAM Using Hyperdimensional Computing .....	707
<i>Weihong Xu, Jaeyoung Kang, Tajana Rosing</i>	
HD-I-IoT: Hyperdimensional Computing for Resilient Industrial Internet of Things Analytics .....	713
<i>Onat Gungor, Tajana Rosing, Baris Aksanli</i>	
STAR: An Efficient Softmax Engine for Attention Model with RRAM Crossbar .....	719
<i>Yifeng Zhai, Bing Li, Bonan Yan, Jing Wang</i>	

## **ASD FOCUS SESSION 2: SELPHYS: SELF-AWARENESS IN CYBER-PHYSICAL SYSTEMS**

Self-Awareness in Cyber-Physical Systems: Recent Developments and Open Challenges .....	721
<i>Lukas Esterle, Nikil Dutt, Christian Gruhl, Peter R. Lewis, Lucio Marcenaro, Carlo Regazzoni, Axel Jantsch</i>	

## **SUPPLY CHAIN ATTACKS**

Hardware Trojans in eNVM Neuromorphic Devices .....	727
<i>Lingxi Wu, Rahul Sreekumar, Rasool Sharifi, Kevin Skadron, Mircea R. Stan, Ashish Venkat</i>	
EvoLUTe: Evaluation of Look-Up-Table-Based Fine-Grained IP Redaction .....	733
<i>Rui Guo, M. Sazadur Rahman, Hadi M. Kamali, Fahim Rahman, Farimah Farahmandi, Mark Tehranipoor</i>	
RTLlock: IP Protection Using Scan-Aware Logic Locking at RTL .....	739
<i>Md Rafid Muttaki, Shuvagata Saha, Hadi M. Kamali, Fahim Rahman, Mark Tehranipoor, Farimah Farahmandi</i>	

## **IMPROVING HETEROGENOUS HARDWARE UTILIZATION**

Ditty: Directory-Based Cache Coherence for Multicore Safety-Critical Systems .....	745
<i>Zhuanhao Wu, Marat Bekmyrza, Nachiket Kapre, Hiren Patel</i>	

Light Flash Write for Efficient Firmware Update on Energy-Harvesting IoT Devices ..... 751  
*Songran Liu, Mingsong Lv, Wei Zhang, Xu Jiang, Chuancai Gu, Tao Yang, Wang Yi, Nan Guan*

HADAS: Hardware-Aware Dynamic Neural Architecture Search for Edge Performance Scaling ..... 757  
*Halima Bouzidi, Mohanad Odema, Hamza Ouarnoughi, Mohammad Abdullah Al Faruque, Smail Niar*

### **INDUSTRIAL EXPERIENCES BRIEF PAPERS**

Multiphysics Design and Simulation Methodology for Dense WDM Silicon Photonics ..... 763  
*Jinsung Youn, Luca Ramini, Zeqin Lu, Ahsan Alam, James Pond, Marco Fiorentino, Raymond G. Beausoleil*

Two-Stream Neural Network for Post-Layout Waveform Prediction ..... 765  
*Sanghwi Kim, Hyejin Shin, Hyunkyu Kim*

Quantization-Aware Neural Architecture Search with Hyperparameter Optimization for Industrial Predictive Maintenance Applications ..... 767  
*Nick Van De Waterlaat, Sebastian Vogel, Hiram Rayo Torres Rodriguez, Willem Sanberg, Gerardo Daalderop*

### **FOCUS SESSION: SMART ADDITIVE MANUFACTURING: FABRICATION AND DESIGN (AUTOMATION)**

Highly-Bespoke Robust Printed Neuromorphic Circuits ..... 769  
*Haibin Zhao, Brojogopal Sapui, Michael Hefenbrock, Zhidong Yang Michael Beigl, Mehdi B. Tahoori*

### **HARDWARE ACCELERATORS SERVING EFFICIENT MACHINE LEARNING SOFTWARE ARCHITECTURES**

Pipe-BD: Pipelined Parallel Blockwise Distillation ..... 775  
*Hongsun Jang, Jaewon Jung, Jaeyong Song, Joonsang Yu, Youngsok Kim, Jinho Lee*

Layer-Puzzle: Allocating and Scheduling Multi-Task on Multi-Core NPUs by Using Layer Heterogeneity ..... 781  
*Chengsi Gao, Ying Wang, Cheng Liu, Mengdi Wang, Weiwei Chen, Yinhe Han, Lei Zhang*

Dynamic Task Remapping for Reliable CNN Training on ReRAM Crossbars ..... 787  
*Chung-Hsuan Tung, Biresh Kumar Joardar, Partha Pratim Pande, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty*

Mobile Accelerator Exploiting Sparsity of Multi-Heads, Lines, and Blocks in Transformers in Computer Vision ..... 793  
*Eunji Kwon, Haena Song, Jihye Park, Seokhyeong Kang*

RAWatten: Reconfigurable Accelerator for Window Attention in Hierarchical Vision Transformers ..... 799  
*Wantong Li, Yandong Luo, Shimeng Yu*

M5: Multi-Modal Multi-Task Model Mapping on Multi-FPGA with Accelerator Configuration Search ..... 805  
*Akshay Karkal Kamath, Stefan Abi-Karam, Ashwin Bhat, Cong Hao*

SteppingNet: A Stepping Neural Network with Incremental Accuracy Enhancement .....	811
<i>Wenhao Sun, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Huaxi Gu, Bing Li, Ulf Schlichtmann</i>	
AIrchitect: Automating Hardware Architecture and Mapping Optimization.....	817
<i>Ananda Samajdar, Jan Moritz Joseph, Tushar Krishna</i>	
Accelerating Inference of 3D-CNN on ARM Many-Core CPU Via Hierarchical Model Partition .....	823
<i>Jiazhi Jiang, Zijiang Huang, Dan Huang, Jiangsu Du, Yutong Lu</i>	
CEST: Computation-Efficient N:M Sparse Training for Deep Neural Networks.....	825
<i>Chao Fang, Wei Sun, Aojun Zhou, Zhongfeng Wang</i>	
BOMP-NAS: Bayesian Optimization Mixed Precision NAS.....	827
<i>David Van Son, Floran De Putter, Sebastian Vogel, Henk Corporaal</i>	
A Machine-Learning-Guided Framework for Fault-Tolerant DNNs.....	829
<i>Marcello Traiola, Angeliki Kritikakou, Olivier Sentieys</i>	

## **SECURE CIRCUITS AND ARCHITECTURES**

Establishing Dynamic Secure Sessions for ECQV Implicit Certificates in Embedded Systems.....	831
<i>Fikret Basic, Christian Steger, Robert Kofler</i>	
Cache Side-Channel Attacks and Defenses of the Sliding Window Algorithm in TEEs .....	837
<i>Zili Kou, Sharad Sinha, Wenjian He, Wei Zhang</i>	
The First Concept and Real-World Deployment of a GPU-Based Thermal Covert Channel: Attack and Countermeasures.....	843
<i>Jeferson González-Gómez, Kevin Cordero-Zuñiga, Lars Bauer, Jörg Henkel</i>	
SIGFuzz: A Framework for Discovering Microarchitectural Timing Side Channels .....	849
<i>Chathura Rajapaksha, Leila Delshadtehrani, Manuel Egele, Ajay Joshi</i>	
Run-Time Integrity Monitoring of Untrustworthy Analog Front-Ends .....	855
<i>Heba Salem, Nigel Topham</i>	
Spoiler-Alert: Detecting Spoiler Attacks Using a Cuckoo Filter .....	861
<i>Jinhua Cui, Yiyun Yin, Congcong Chen, Jiliang Zhang</i>	
HUnTer: Hardware Underneath Trigger for Exploiting SoC-Level Vulnerabilities .....	867
<i>Sree Ranjani Rajendran, Shams Tarek, Benjamin M. Hicks, Hadi M. Kamali, Farimah Farahmandi, Mark Tehranipoor</i>	
Maximizing the Potential of Custom RISC-V Vector Extensions for Speeding Up SHA-3 Hash Functions .....	873
<i>Huimin Li, Nele Mentens, Stjepan Picek</i>	
Privacy-By-Sensing with Time-Domain Differentially-Private Compressed Sensing .....	879
<i>Jianbo Liu, Boyang Cheng, Pengyu Zeng, Steven Davis, Muya Chang, Ningyuan Cao</i>	
Energy-Efficient NTT Design with One-Bank SRAM and 2-D PE Array .....	885
<i>Jianan Mu, Huajie Tan, Jiawen Wu, Haotian Lu, Chip-Hong Chang, Shuai Chen, Shengwen Liang, Jing Ye, Huawei Li, Xiaowei Li</i>	



CoFHEE: A Co-Processor for Fully Homomorphic Encryption Execution..... 887  
*Mohammed Nabeel, Deepraj Soni, Mohammed Ashraf, Mizan Abraha Gebremichael, Homer Gamil, Eduardo Chielle, Ramesh Karri, Mihai Sanduleanu, Michail Maniatakos*

A Rapid Reset 8-Transistor Physically Unclonable Function Utilising Power Gating ..... 889  
*Yujin Zheng, Alex Bystrov, Alex Yakovlev*

### **FOCUS SESSION: CROSS LAYER DESIGN FOR THE PREDICTIVE ASSESSMENT OF TECHNOLOGY-ENABLED ARCHITECTURES**

Cross Layer Design for the Predictive Assessment of Technology-Enabled Architectures ..... 891  
*M. Niemier, X. S. Hu, L. Liu, M. Sharifi, Ian O'Connor, David Atienza, Giovanni Ansaloni, Can Li, Asif Khan, Daniel C. Ralph*

### **FOCUS SESSION: NEW PERSPECTIVES FOR NEUROMORPHIC CAMERAS: ALGORITHMS, ARCHITECTURES AND CIRCUITS FOR EVENT-BASED CMOS SENSORS**

The CNN Vs. SNN Event-Camera Dichotomy and Perspectives for Event-Graph Neural Networks ..... 901  
*Thomas Dalgaty, Thomas Mesquida, Damien Joubert, Amos Sironi, Cyrille Soubeyrat, Pascal Vivet, Christoph Posch*

Brain-Inspired Spatiotemporal Processing Algorithms for Efficient Event-Based Perception..... 907  
*Biswadeep Chakraborty, Uday Kamal, Xueyuan She, Saurabh Dash, Saibal Mukhopadhyay*

Low-Throughput Event-Based Image Sensors and Processing ..... 913  
*Laurent Fesquet, Rosalie Tran, Xavier Lesage, Mohamed Akararai, Stéphane Mancini, Gilles Sicard*

### **EFFICIENT PROCESSING FOR NNS**

Automated Energy-Efficient DNN Compression Under Fine-Grain Accuracy Constraints..... 919  
*Ourania Spantidi, Iraklis Anagnostopoulos*

A Speed- And Energy-Driven Holistic Training Framework for Sparse CNN Accelerators ..... 925  
*Yuanchen Qu, Yu Ma, Pingqiang Zhou*

Hardware Efficient Weight-Binarized Spiking Neural Networks..... 931  
*Chengcheng Tang, Jie Han*

### **HARDWARE ACCELERATORS**

Accelerating Gustavson-Based SpMM on Embedded FPGAs with Element-Wise Parallelism and Access Pattern-Aware Caches ..... 937  
*Shiqing Li, Weichen Liu*

GraphIt: Accelerating Iterative Graph Algorithms on ReRAM Architectures Via Approximate Computing..... 943  
*Dwaipayan Choudhury, Ananth Kalyanaraman, Partha Pande*

PEDAL: A Power Efficient GCN Accelerator with Multiple Dataflows..... 949  
*Yuhan Chen, Alireza Khadem, Xin He, Nishil Talati, Tanvir Ahmed Khan, Trevor Mudge*

## **HARDWARE SECURITY**

- SoCFuzzer: SoC Vulnerability Detection Using Cost Function Enabled Fuzz Testing ..... 955  
*Muhammad Monir Hossain, Arash Vafaei, Kimia Zamiri Azar, Fahim Rahman, Farimah Farahmandi, Mark Tehranipoor*
- Non-Profiled Side-Channel Assisted Fault Attack: A Case Study on DOMREP..... 961  
*Sayandeep Saha, Prasanna Ravi, Dirmanto Jap, Shivam Bhasin*
- Efficient Software Masking of AES Through Instruction Set Extensions ..... 967  
*Songqiao Cui, Josep Balasch*

## **APPLICATION SPECIFIC CIRCUITS AND SYSTEMS**

- A Decentralized Frontier Queue for Improving Scalability of Breadth-First-Search on GPUs..... 973  
*Chou-Ying Hsieh, Po-Hsiu Cheng, Chia-Ming Chang, Sy-Yen Kuo*
- A Lightweight and Adaptive Cache Allocation Scheme for Content Delivery Networks ..... 979  
*Ke Liu, Hua Wang, Ke Zhou, Cong Li*
- TBERT: Dynamic BERT Inference with Top-K Based Predictors ..... 985  
*Zejian Liu, Kun Zhao, Jian Cheng*
- Token Adaptive Vision Transformer with Efficient Deployment for Fine-Grained Image Recognition ..... 991  
*Chonghan Lee, Rita Brugarolas Brufau, Ke Ding, Vijaykrishnan Narayanan*
- End-To-End Optimization of High-Density e-Skin Design: From Spiking Taxel Readout to Texture Classification ..... 997  
*Jiaqi Wang, Mark Daniel Alea, Jonah Van Assche, Georges G. E. Gielen*
- Towards Deep Learning-Based Occupancy Detection Via WiFi Sensing in Unconstrained Environments..... 1003  
*Cristian Turetta, Geri Skenderi, Luigi Capogrosso, Florenc Demrozi, Philipp H. Kindt, Alejandro Masrur, Franco Fummi, Marco Cristani, Graziano Pravadelli*
- Content- And Lighting-Aware Adaptive Brightness Scaling for Improved Mobile User Experience ..... 1009  
*Samuel Isuwa, David Amos, Amit Kumar Singh, Bashir M. Al-Hashimi, Geoff V. Merrett*
- Towards Smart Cattle Farms: Automated Inspection of Cattle Health with Real-Life Data .....1011  
*Yigit Tuncel, Toygun Basaklar, Mackenzie Smithyman, João Dórea, Vinicius Nunes De Gouvêa, Younghyun Kim, Umit Ogras*
- Time Series-Based Driving Event Recognition for Two Wheelers ..... 1013  
*Sai Usha Nagasri Goparaju, Lakshmanan L., Abhinav N., Rahul B., Lovish B., Deepak Gangadharan, Aftab M. Hussain*

## **FUTURE MEMORIES**

- OverlaPIM: Overlap Optimization for Processing In-Memory Neural Network Acceleration ..... 1015  
*Minxuan Zhou, Xuan Wang, Tajana Rosing*

TAM: A Computing in Memory Based on Tandem Array Within STT-MRAM for Energy-Efficient Analog MAC Operation .....	1021
<i>Jinkai Wang, Zhengkun Gu, Hongyu Wang, Zuolei Hao, Bojun Zhang, Weisheng Zhao, Yue Zhang</i>	
Out-Of-Channel Data Placement for Balancing Wear-Out and I/O Workloads in RAID-Enabled SSDs .....	1027
<i>Fan Yang, Chengqi Xiao, Jun Li, Zhibing Sha, Zhigang Cai, Jianwei Liao</i>	
AGDM: An Adaptive Granularity Data Migration Strategy for Hybrid Memory Systems .....	1033
<i>Zhouxuan Peng, Dan Feng, Jianxi Chen, Jing Hu, Chuang Huang</i>	
P-PIM: A Parallel Processing-In-DRAM Framework Enabling RowHammer Protection .....	1039
<i>Ranyang Zhou, Sepehr Tabrizchi, Mehrdad Morsali, Arman Roohi, Shaahin Angizi</i>	
PRIVE: Efficient RRAM Programming with Chip Verification for RRAM-Based in-Memory Computing Acceleration .....	1045
<i>Wangxin He, Jian Meng, Sujan Kumar Gonugondla, Shimeng Yu, Naresh R. Shanbhag, Jae-Sun Seo</i>	
End-To-End DNN Inference on a Massively Parallel Analog in Memory Computing Architecture .....	1051
<i>Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi</i>	
UHS: An Ultra-Fast Hybrid Storage Consolidating NVM and SSD in Parallel .....	1057
<i>Qingsong Zhu, Qiang Cao, Jie Yao</i>	
Optimizing Data Migration for Garbage Collection in ZNS SSDs .....	1063
<i>Zhenhua Tan, Linbo Long, Renping Liu, Congming Gao, Yi Jiang, Yan Liu</i>	
ENASA: Towards Edge Neural Architecture Search Based on CIM Acceleration .....	1065
<i>Shixin Zhao, Songyun Qu, Ying Wang, Yinhe Han</i>	

## **DESIGN AND TEST OF MIXED-SIGNAL CIRCUITS AND MEMORIES**

Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7–5.7 $\mu$ W .....	1067
<i>Marco Gonzalez, David Bol</i>	
Analog Coverage-Driven Selection of Simulation Corners for AMS Integrated Circuits .....	1073
<i>Sayandeep Sanyal, Aritra Hazra, Pallab Dasgupta, Scott Morrison, Sudhakar Surendran, Lakshmanan Balasubramanian, Mohammad Moshir Rahman</i>	
Fast Performance Evaluation Methodology for High-Speed Memory Interfaces .....	1079
<i>Taehoon Kim, Yoona Lee, Woo-Seok Choi</i>	
Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits .....	1085
<i>Kemal Çağlar Coskun, Muhammad Hassan, Rolf Drechsler</i>	
Electromigration-Aware Design Technology Co-Optimization for SRAM in Advanced Technology Nodes .....	1091
<i>Mahta Mayahinia, Hsiao-Hsuan Liu, Subrat Mishra, Zsolt Tokei, Francky Catthoor, Mehdi Tahoori</i>	
Smart Hammering: A Practical Method of Pinhole Detection in MRAM Memories .....	1097
<i>Sina Bakhtavari Mamaghani, Christopher Münch, Jongsin Yun, Martin Keim, Mehdi Baradaran Tahoori</i>	

MA-Opt: Reinforcement Learning-Based Analog Circuit Optimization Using Multi-Actors.....	1103
<i>Youngchang Choi, Minjeong Choi, Kyongsu Lee, Seokhyeong Kang</i>	
AuxcellGen: A Framework for Autonomous Generation of Analog and Memory Unit Cells.....	1109
<i>Sumanth Kamineni, Arvind Sharma, Ramesh Harjani, Sachin S. Sapatnekar, Benton H. Calhoun</i>	
Debugging Low Power Analog Neural Networks for Edge Computing.....	1115
<i>Sascha Schmalhofer, Marwin Möller, Nikoletta Katsaouni, Marcel H. Schulz, Lars Hedrich</i>	
High Performance and DNU-Recovery Spintronic Retention Latch for Hybrid MTJ/CMOS Technology.....	1117
<i>Aibin Yan, Zhen Zhou, Liang Ding, Jie Cui, Zhengfeng Huang, Xiaoqing Wen, Patrick Girard</i>	
Minimum Unit Capacitance Calculation for Binary-Weighted Capacitor Arrays.....	1119
<i>Nibedita Karmokar, Ramesh Harjani, Sachin S. Sapatnekar</i>	

## **SYSTEM MODELLING, SIMULATION, AND VALIDATION**

Spatio-Temporal Modeling for Flash Memory Channels Using Conditional Generative Nets.....	1121
<i>Simeng Zheng, Chih-Hui Ho, Wenyu Peng, Paul H. Siegel</i>	
Efficient Approximation of Performance Spaces for Analog Circuits Via Multi-Objective Optimization.....	1127
<i>Benedikt Ohse, David Schreiber, Jürgen Kampe, Christopher Schneider</i>	
Multidimensional Features Helping Predict Failures in Production SSD-Based Consumer Storage Systems.....	1133
<i>Xinyan Zhang, Zhipeng Tan, Dan Feng, Qiang He, Wan Ju, Jiang Hao, Ji Zhang, Lihua Yang, Wenjie Qi</i>	
Par-Gem5: Parallelizing Gem5's Atomic Mode.....	1139
<i>Niko Zursträßen, José Cubero-Cascante, Jan Moritz Joseph, Li Yichao, Xie Xinghua, Rainer Leupers</i>	
Fast Behavioural RTL Simulation of 10B Transistor SoC Designs with Metro-MPI.....	1145
<i>Guillem López-Paradís, Brian Li, Adrià Armejach, Stefan Wallentowitz, Miquel Moretó, Jonathan Balkind</i>	
Dynamic Refinement of Hardware Assertion Checkers.....	1151
<i>Hasini Witharana, Sahan Sanjaya, Prabhat Mishra</i>	
STSearch: State Tracing-Based Search Heuristics for RTL Validation.....	1157
<i>Ziyue Zheng, Yangdi Lyu</i>	
EF <sup>2</sup> lowSim: System-Level Simulator of eFlash-Based Compute-In-Memory Accelerators for Convolutional Neural Networks.....	1163
<i>Jooho Wang, Sunwoo Kim, Junsu Heo, Chester Sungchung Park</i>	
Structural Generation of Virtual Prototypes for Smart Sensor Development in System C-AMS from Simulink Models.....	1169
<i>Alexandra Küster, Rainer Dorsch, Christian Haubelt</i>	
A Hardware-Software Cooperative Interval-Replaying for FPGA-Based Architecture Evaluation.....	1171
<i>Hongwei Cui, Shuhao Liang, Yujie Cui, Weiqi Zhang, Honglan Zhan, Chun Yang, Xianhua Liu, Xu Cheng</i>	

FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing.....1173  
*Sajjad Parvin, Mehran Goli, Frank Sill Torres, Rolf Drechsler*

Quo Vadis Signal? Automated Directionality Extraction for Post-Programming Verification of a  
Transistor-Level Programmable Fabric .....1175  
*Apurva Jain, Thomas Broadfoot, Yiorgos Makris, Carl Sechen*

## **MULTI-PARTNER PROJECTS**

The TeamPlay Project: Analysing and Optimising Time, Energy, and Security for Cyber-Physical  
Systems.....1177  
*Benjamin Rouxel, Christopher Brown, Emad Ebeid, Kerstin Eder, Heiko Falk, Clemens  
Grelck, Jesper Holst, Shashank Jadhav, Yoann Marquer, Marcos Martinez De Alejandro, Kris  
Nikov, Ali Sahafi, Ulrik Pagh Schultz Lundquist, Adam Seewald, Vangelis Vassalos, Simon  
Wegener, Olivier Zendra*

Hardware and Software Support for Mixed Precision Computing: A Roadmap for Embedded and  
HPC Systems.....1183  
*William Fornaciari, Giovanni Agosta, Daniele Cattaneo, Lev Denisov, Andrea Galimberti,  
Gabriele Magnani, Davide Zoni*

Real-Time Acoustic Perception for Automotive Applications.....1189  
*Jun Yin, Stefano Damiano, Marian Verhelst, Toon Van Waterschoot, Andre Guntoro*

HERMES: Qualification of High Performance Programmable Microprocessor and Development of  
Software Ecosystem .....1195  
*Nadia Ibellaatti, Edouard Lepape, Alp Kilic, Kaya Akyel, Kassem Chouayakh, Fabrizio  
Ferrandi, Claudio Barone, Serena Curzel, Michele Fiorito, Giovanni Gozzi, Miguel  
Masmano, Ana Riquez Navarro, Manuel Muñoz, Vicente Nicolau Gallego, Patricia Lopez  
Cueva, Jean-Noel Letrillard, Franck Wartel*

A Step Toward Safe Unattended Train Operations: A Pioneer Vital Control Module ..... 1200  
*Giovanni Mezzina, Arturo Amendola, Mario Barbareschi, Salvatore De Simone, Grazia  
Mascellaro, Alberto Monconi, Cataldo Luciano Saragaglia, Diana Serra, Daniela De Venuto*

The Post-Pandemic Effects on IoT for Safety: The Safe Place Project ..... 1204  
*Federico Cunico, Luigi Capogrosso, Alberto Castellini, Francesco Setti, Patrik Pluchino,  
Filippo Zordan, Valeria Santus, Anna Spagnolli, Stefano Cordibella, Giambattista Gennari,  
Mauro Borgo, Alberto Sozza, Stefano Troiano, Roberto Flor, Andrea Zanella, Alessandro  
Farinelli, Luciano Gamberini, Marco Cristani*

## **APPROXIMATE COMPUTING**

Maximizing Computing Accuracy on Resource-Constrained Architectures ..... 1208  
*Van-Phu Ha, Olivier Sentieys*

MECALs: A Maximum Error Checking Technique for Approximate Logic Synthesis..... 1214  
*Chang Meng, Jiajun Sun, Yuqi Mai, Weikang Qian*

COMPACT: Co-Processor for Multi-Mode Precision-Adjustable Non-Linear Activation Functions..... 1220  
*Wenhui Ou, Zhuoyu Wu, Zheng Wang, Chao Chen, Yongkui Yang*

DeepCAM: A Fully CAM-Based Inference Accelerator with Variable Hash Lengths for Energy-  
Efficient Deep Neural Networks ..... 1226  
*Duy-Thanh Nguyen, Abhiroop Bhattacharjee, Abhishek Moitra, Priyadarshini Panda*

Design of Large-Scale Stochastic Computing Adders and Their Anomalous Behavior.....	1232
<i>Timothy Baker, John P. Hayes</i>	
Accurate Yet Efficient Stochastic Computing Neural Acceleration with High Precision Residual Fusion.....	1238
<i>Yixuan Hu, Tengyu Zhang, Renjie Wei, Meng Li, Runsheng Wang, Yuan Wang, Ru Huang</i>	
PECAN: A Product-Quantized Content Addressable Memory Network.....	1244
<i>Jie Ran, Rui Lin, Jason Chun Lok Li, Jiajun Zhou, Ngai Wong</i>	
XRing: A Crosstalk-Aware Synthesis Method for Wavelength-Routed Optical Ring Routers.....	1250
<i>Zhidan Zheng, Mengchu Li, Tsun-Ming Tseng, Ulf Schlichtmann</i>	
Exploiting Assertions Mining and Fault Analysis to Guide RTL-Level Approximation.....	1256
<i>Alberto Bosio, Samuele Germiniani, Graziano Pravadelli, Marcello Traiola</i>	
An Efficient Fault Injection Algorithm for Identifying Unimportant FFs in Approximate Computing Circuits .....	1258
<i>Jiaxuan Lu, Yutaka Masuda, Tohru Ishihara</i>	
Hardware-Aware Automated Neural Minimization for Printed Multilayer Perceptrons .....	1260
<i>Argyris Kokkinis, Georgios Zervakis, Kostas Siozios, Mehdi B. Tahoori, Jörg Henkel</i>	

## **EMERGING DESIGN TECHNOLOGIES FOR FUTURE COMPUTING**

Scalable Coherent Optical Crossbar Architecture Using PCM for AI Acceleration.....	1262
<i>Dan Sturm, Sajjad Moazeni</i>	
ODLPIM: A Write-Optimized and Long-Lifetime ReRAM-Based Accelerator for Online Deep Learning .....	1268
<i>Heng Zhou, Bing Wu, Huan Cheng, Wei Zhao, Xueliang Wei, Jinpeng Liu, Dan Feng, Wei Tong</i>	
SAT-Based Quantum Circuit Adaptation.....	1274
<i>Sebastian Brandhofer, Jinwoong Kim, Siyuan Niu, Nicholas T. Bronn</i>	
Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits.....	1280
<i>Tathagata Srimani, Robert M. Radway, Jinwoo Kim, Kartik Prabhu, Dennis Rich, Carlo Gilardi, Priyanka Raina, Max Shulaker, Sung Kyu Lim, Subhasish Mitra</i>	
Memristor-Spikelearn: A Spiking Neural Network Simulator for Studying Synaptic Plasticity Under Realistic Device and Circuit Behaviors.....	1286
<i>Yuming Liu, Angel Yanguas-Gil, Sandeep Madireddy, Yanjing Li</i>	
Exploiting Kernel Compression on BNNs .....	1292
<i>Franyell Silfa, Jose Maria Arnau, Antonio González</i>	
AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads.....	1298
<i>Chi Zhang, Paul Scheffler, Thomas Benz, Matteo Perotti, Luca Benini</i>	
SIMSnn: A Weight-Agnostic ReRAM-Based Search-In-Memory Engine for SNN Acceleration .....	1304
<i>Fangxin Liu, Wenbo Zhao, Zongwu Wang, Xiaokang Yang, Li Jiang</i>	
BOMIG: A Majority Logic Synthesis Framework for AQFP Logic.....	1306
<i>Rongliang Fu, Junying Huang, Mengmeng Wang, Yoshikawa Nobuyuki, Bei Yu, Tsung-Yi Ho, Olivia Chen</i>	

## **OPTIMIZED SOFTWARE ARCHITECTURE TOWARDS AN IMPROVED UTILIZATION OF HARDWARE FEATURES**

MARB: Bridge the Semantic Gap Between Operating System and Application Memory Access Behavior .....	1308
<i>Haifeng Li, Ke Liu, Ting Liang, Zuojun Li, Tianyue Lu, Yisong Chang, Hui Yuan, Yinben Xia, Yungang Bao, Mingyu Chen, Yizhou Shan</i>	
SAT-MapIt: A SAT-Based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures .....	1314
<i>Cristian Tirelli, Lorenzo Ferretti, Laura Pozzi</i>	
Liveness-Aware Checkpointing of Arrays for Efficient Intermittent Computing .....	1320
<i>Youngbin Kim, Yoojin Lim, Chaedeok Lim</i>	
SERICO: Scheduling Real-Time I/O Requests in Computational Storage Drives .....	1326
<i>Yun Huang, Nan Guan, Shuhan Bai, Tei-Wei Kuo, Chun Jason Xue</i>	
Region-Based Flash Caching with Joint Latency and Lifetime Optimization in Hybrid SMR Storage Systems .....	1332
<i>Zhengang Chen, Guohui Wang, Zhiping Shi, Yong Guan, Tianyu Wang</i>	
GEM-RL: Generalized Energy Management of Wearable Devices Using Reinforcement Learning .....	1338
<i>Toygun Basaklar, Yigit Tuncel, Suat Gumussoy, Umit Ogras</i>	
ViX: Analysis-Driven Compiler for Efficient Low-Precision Variational Inference .....	1344
<i>Ashitabh Misra, Jacob Laurel, Sasa Misailovic</i>	
Chameleon: Dual Memory Replay for Online Continual Learning on Edge Devices .....	1350
<i>Shivam Aggarwal, Kuluhan Binici, Tulika Mitra</i>	
FAGC: Free Space Fragmentation Aware GC Scheme Based on Observations of Energy Consumption .....	1356
<i>Lihua Yang, Zhipeng Tan, Fang Wang, Yang Xiao, Wei Zhang, Biao He</i>	
TransLib: A Library to Explore Transprecision Floating-Point Arithmetic on Multi-Core IoT End-Nodes .....	1358
<i>Seyed Ahmad Mirsalari, Giuseppe Tagliavini, Davide Rossi, Luca Benini</i>	
CFU Playground: Want a Faster ML Processor? Do it Yourself! .....	1360
<i>Shvetank Prakash, Tim Callahan, Joseph Bushagour, Colby Banbury, Alan V. Green, Pete Warden, Tim Ansell, Vijay Janapa Reddi</i>	

## **POWER-EFFICIENT AND SMART ENERGY SYSTEMS**

SparseMEM: Energy-Efficient Design for In-Memory Sparse-Based Graph Processing .....	1362
<i>Mahdi Zahedi, Geert Custers, Taha Shahroodi, Georgi Gaydadjiev, Stephan Wong, Said Hamdioui</i>	
HULK-V: A Heterogeneous Ultra-Low-Power Linux Capable RISC-V SoC .....	1368
<i>Luca Valente, Yvan Tortorella, Mattia Sinigaglia, Giuseppe Tagliavini, Alessandro Capotondi, Luca Benini, Davide Rossi</i>	

High-Speed and Energy-Efficient Single-Port Content Addressable Memory to Achieve Dual-Port Operation.....	1374
<i>Honglan Zhan, Chenxi Wang, Hongwei Cui, Xianhua Liu, Feng Liu, Xu Cheng</i>	
Energy-Efficient Hardware Acceleration of Shallow Machine Learning Applications .....	1380
<i>Ziqing Zeng, Sachin S. Sapatnekar</i>	
Stateful Energy Management for Multi-Source Energy Harvesting Transient Computing Systems .....	1386
<i>Sergey Mileiko, Oktay Cetinkaya, Rishad Shafik, Domenico Balsamo</i>	
Fully on-Board Low-Power Localization with Multizone Time-Of-Flight Sensors on Nano-UAVs .....	1392
<i>Hanna Müller, Nicky Zimmerman, Tommaso Polonelli, Michele Magno, Jens Behley, Cyrill Stachniss, Luca Benini</i>	
Energy-Efficient Wearable-To-Mobile Offload of ML Inference for PPG-Based Heart-Rate Estimation.....	1398
<i>Alessio Burrello, Matteo Rizzo, Noemi Tomasello, Yukai Chen, Luca Benini, Enrico Macii, Massimo Poncino, Daniele Jahier Pagliari</i>	
A Coupled Battery State-Of-Charge and Voltage Model for Optimal Control Applications .....	1404
<i>Masoomeh Karami, Sajad Shahsavari, Eero Immonen, Hashem Haghbayan, Juha Plosila</i>	
ADEE-LID: Automated Design of Energy-Efficient Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers .....	1406
<i>Martin Hurta, Vojtech Mrazek, Michaela Drahosova, Lukas Sekanina</i>	

## **PHYSICAL ATTACKS AND COUNTERMEASURES**

Table Re-Computation Based Low Entropy Inner Product Masking Scheme.....	1408
<i>Jingdian Ming, Yongbin Zhou, Wei Cheng, Huizhong Li</i>	
SCFI: State Machine Control-Flow Hardening Against Fault Attacks .....	1414
<i>Pascal Nasahl, Martin Unterguggenberger, Rishub Nagpal, Robert Schilling, David Schrammel, Stefan Mangard</i>	
EasiMask-Towards Efficient, Automated, and Secure Implementation of Masking in Hardware .....	1420
<i>Fabian Buschkowski, Pascal Sasdrich, Tim Güneysu</i>	
ObfusLock: An Efficient Obfuscated Locking Framework for Circuit IP Protection.....	1426
<i>You Li, Guannan Zhao, Yunqi He, Hai Zhou</i>	
Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs .....	1432
<i>Ognjen Glamocanin, Hajira Bazaz, Mathias Payer, Mirjana Stojilovic</i>	
APUF Production Line Faults: Uniqueness and Testing .....	1438
<i>Yeqi Wei, Wenjing Rao, Natasha Devroye</i>	
Fault Model Analysis of DRAM Under Electromagnetic Fault Injection Attack.....	1444
<i>Qiang Liu, Longtao Guo, Honghui Tang</i>	
Expanding In-Cone Obfuscated Tree for Anti SAT Attack.....	1450
<i>Ruijie Wang, Li-Nung Hsu, Yung-Chih Chen, Tingting Hwang</i>	
SheLL: Shrinking eFPGA Fabrics for Logic Locking.....	1456
<i>Hadi M. Kamali, Kimia Z. Azar, Farimah Farahmandi, Mark Tehranipoor</i>	



Highlighting Two EM Fault Models While Analyzing a Digital Sensor Limitations .....	1462
<i>Roukoz Nabhan, Jean-Max Dutertre, Jean-Baptiste Rigaud, Jean-Luc Danger, Laurent Sauvage</i>	
Securing Heterogeneous 2.5D ICs Against IP Theft Through Dynamic Interposer Obfuscation .....	1464
<i>Jonti Talukdar, Arjun Chaudhuri, Jinwoo Kim, Sung Kyu Lim, Krishnendu Chakrabarty</i>	
Warm-Boot Attack on Modern DRAMs .....	1466
<i>Yichen Jiang, Shuo Wang, Renato Figueiredo, Yier Jin</i>	
Low-Cost First-Order Secure Boolean Masking in Glitchy Hardware .....	1468
<i>Dilip Kumar S. V., Josep Balasch, Benedikt Gierlichs, Ingrid Verbauwhede</i>	
TIPLock: Key-Compressed Logic Locking Using Through-Input-Programmable Lookup-Tables .....	1470
<i>Kaveh Shamsi, Rajesh Kumar Datta</i>	

## **EFFICIENT UTILIZATION OF HETEROGENEOUS HARDWARE ARCHITECTURES RUNNING MACHINE LEARNING-BASED APPLICATIONS**

Block Group Scheduling: A General Precision-Scalable NPU Scheduling Technique with Capacity-Aware Memory Allocation .....	1472
<i>Seokho Lee, Younghyun Lee, Hyejun Kim, Taehoon Kim, Yongjun Park</i>	
FPGA-Based Accelerator for Rank-Enhanced and Highly-Pruned Block-Circulant Neural Networks .....	1478
<i>Haena Song, Jongho Yoon, Dohun Kim, Eunji Kwon, Tae-Hyun Oh, Seokhyeong Kang</i>	
Lossless Sparse Temporal Coding for SNN-Based Classification of Time-Continuous Signals .....	1484
<i>Johnson Loh, Tobias Gemmeke</i>	
NAF: Deeper Network/Accelerator Co-Exploration for Customizing CNNs on FPGA .....	1490
<i>Wenqi Lou, Jiaming Qian, Lei Gong, Xuan Wang, Chao Wang, Xuehai Zhou</i>	
ESRU: Extremely Low-Bit and Hardware-Efficient Stochastic Rounding Unit Design for Low-Bit DNN Training .....	1496
<i>Sung-En Chang, Geng Yuan, Alec Lu, Mengshu Sun, Yanyu Li, Xiaolong Ma, Zhengang Li, Yanyue Xie, Minghai Qin, Xue Lin, Zhenman Fang, Yanzhi Wang</i>	
Class-Based Quantization for Neural Networks .....	1502
<i>Wenhao Sun, Grace Li Zhang, Huaxi Gu, Bing Li, Ulf Schlichtmann</i>	
Road-RuNNer: Collaborative DNN Partitioning and Offloading on Heterogeneous Edge Systems .....	1508
<i>Andreas Kosmas Kakolyris, Manolis Katsaragakis, Dimosthenis Masouros, Dimitrios Soudris</i>	
Pruning and Early-Exit Co-Optimization for CNN Acceleration on FPGAs .....	1514
<i>Guilherme Korol, Michael Guilherme Jordan, Mateus Beck Rutzig, Jeronimo Castrillon, Antonio Carlos Schneider Beck</i>	
Lattice Quantization .....	1520
<i>Clément Metz, Thibault Allenet, Johannes Thiele, Antoine Dupret, Olivier Bichler</i>	
Mitigating Heterogeneities in Federated Edge Learning with Resource-Independence Aggregation .....	1522
<i>Zhao Yang, Qingshuang Sun</i>	
Multispectral Feature Fusion for Deep Object Detection on Embedded NVIDIA Platforms .....	1524
<i>Thomas Kotrba, Martin Lechner, Omair Sarwar, Axel Jantsch</i>	

RankSearch: An Automatic Rank Search Towards Optimal Tensor Compression for Video LSTM Networks on Edge .....	1526
<i>Changhai Man, Cheng Chang, Chenchen Ding, Ao Shen, Hongwei Ren, Ziyi Guan, Yuan Cheng, Shaobo Luo, Rumin Zhang, Ngai Wong, Hao Yu</i>	

## **HIGH LEVEL SYNTHESIS AND VERIFICATION**

Towards High-Level Synthesis of Quantum Circuits .....	1528
<i>Chao Lu, Christian Pilato, Kanad Basu</i>	
MIRROR: Maximizing the Re-Usability of RTL Through RTL to C Compiler.....	1534
<i>Md Imtiaz Rashid, Benjamin Carrion Schafer</i>	
High-Level Synthesis Versus Hardware Construction.....	1540
<i>Alexander Kamkin, Mikhail Chupilko, Mikhail Lebedev, Sergey Smolov, Georgi Gaydadjiev</i>	
TPP: Accelerate Application Launch Via Two-Phase Prefetching on Smartphone .....	1546
<i>Ying Yuan, Zhipeng Tan, Shitong Wei, Lihua Yang, Wenjie Qi, Xuazhi Wang, Cong Liu</i>	
Using High-Level Synthesis to Model SystemVerilog Procedural Timing Controls.....	1552
<i>Luca Ezio Pozzoni, Fabrizio Ferrandi, Loris Mendola, Alfio Antonino Palazzo, Francesco Pappalardo</i>	
R-LDPC: Refining Behavior Descriptions in HLS to Implement High-Throughput LDPC Decoder.....	1558
<i>Yifan Zhang, Qiang Cao, Jie Yao, Hong Jiang</i>	
An Automated Verification Framework for HalideIR-Based Compiler Transformations .....	1564
<i>Yanzhao Wang, Fei Xie, Zhenkun Yang, Jeremy Casas, Pasquale Cocchini, Jin Yang</i>	
ChiselFV: A Formal Verification Framework for Chisel .....	1570
<i>Mufan Xiang, Yongjian Li, Yongxin Zhao</i>	
EMNAPE: Efficient Multi-Dimensional Neural Architecture Pruning for EdgeAI .....	1576
<i>Hao Kong, Xiangzhong Luo, Shuo Huai, Di Liu, Ravi Subramaniam, Christian Makaya, Qian Lin, Weichen Liu</i>	
Metric Temporal Logic with Resettable Skewed Clocks.....	1578
<i>Alberto Bombardelli, Stefano Tonetta</i>	
Polynomial Formal Verification of Floating Point Adders .....	1580
<i>Jan Kleinekathöfer, Alireza Mahzoon, Rolf Drechsler</i>	

## **LATE BREAKING RESULTS: NEW IDEAS FOR LOW POWER AND RELIABLE COMPUTING**

An Ultra-Low-Power Serial Implementation for Sigmoid and Tanh Using CORDIC Algorithm .....	1582
<i>Yaoxing Chang, Petar Jokic, Stephane Emery, Luca Benini</i>	
Process Variation Resilient Current-Domain Analog in Memory Computing.....	1584
<i>Kailash Prasad, Sai Shubham, Aditya Biswas, Joyce Meki</i>	
Analysis of Quantization Across DNN Accelerator Architecture Paradigms .....	1586
<i>Tom Glint, Chandan Kumar Jha, Manu Awasthi, Joyce Meki</i>	

Divide and Verify: Using a Divide-And-Conquer Strategy for Polynomial Formal Verification of Complex Circuits.....	1588
<i>Rolf Drechsler, Alireza Mahzoon</i>	
Improving Design Understanding of Processors Leveraging Datapath Clustering .....	1590
<i>Katharina Ruep, Daniel Große</i>	
Electrical Rule Checking of Integrated Circuits Using Satisfiability Modulo Theory .....	1592
<i>B. Ferres, O. Oulkaid, L. Henrio, M. Khosravian G., M. Moy, G. Radanne, P. Raymond</i>	
Exploration of Decision Sub-Network Architectures for FPGA-Based Dynamic DNNs.....	1594
<i>Anastasios Dimitriou, Mingyu Hu, Jonathon Hare, Geoff V. Merrett</i>	

**FOCUS SESSION: LEARNING-ORIENTED RELIABILITY IMPROVEMENT OF COMPUTING SYSTEMS FROM TRANSISTOR TO APPLICATION LEVEL**

Learning-Oriented Reliability Improvement of Computing Systems from Transistor to Application Level.....	1596
<i>Behnaz Ranjbar, Florian Klemme, Paul R. Genssler, Hussam Amrouch, Jinhyo Jung, Shail Dave, Hwisoo So, Kyongwoo Lee, Aviral Shrivastava, Ji-Yung Lin, Pieter Weckx, Subrat Mishra, Francky Catthoor, Dwaipayan Biswas, Akash Kumar</i>	

**ADDITIONAL PAPER**

Timely Fusion of Surround Radar/Lidar for Object Detection in Autonomous Driving Systems.....	1606
<i>Wenjing Xie, Tao Hu, Neiwen Ling, Guoliang Xing, Shaoshan Liu, Nan Guan</i>	

**Author Index**