

2023 24th International Symposium on Quality Electronic Design (ISQED 2023)

**San Francisco, California, USA
5-7 April 2023**



**IEEE Catalog Number: CFP23250-POD
ISBN: 979-8-3503-3476-0**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23250-POD
ISBN (Print-On-Demand):	979-8-3503-3476-0
ISBN (Online):	979-8-3503-3475-3
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2023

WELCOME to ISQED 2023	iii
ISQED Committees	iv
ISQED Best Papers of 2022	ix
General Information and Maps	x
Program at a Glance	xii
Keynote and Luncheon Speakers; Panel	xv
Embedded Tutorials	xviii
Corporate and Technical Sponsors	xx
Call for Papers: ISQED 2024	xxi

SESSION 1A: Next Generation Computing Systems

Chair: Arnab Raha, Intel; Co-Chair: Kang Jun Bai, AFRL

A SPICE-based Framework to Emulate Quantum Circuits with classical LC Resonators	1
Md Mazharul Islam ¹ , Shafayat Hossain ² , Ahmedullah Aziz ¹ ,	
¹ University of Tennessee, ² Princeton University	
Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration	8
Madhava Sarma Vemuri and Umamaheswara Tida, North Dakota State University	
AGNI: In-Situ, Iso-Latency Stochastic-to-Binary Number Conversion for In-DRAM Deep Learning	16
Supreeth Mysore Shivanandamurthy, Sairam Sri Vatsavai, Ishan Thakkar, Sayed Ahmad Salehi,	
University of Kentucky	
Design and Evaluation of Multipliers for Hardware Accelerated On-chip EdDSA	24
Harshita Gupta ¹ , Mayank Kabra ² , Nitin Patwari ² , Prashanth H C ² , Madhav Rao ² ,	
¹ Thapar University, ² International Institute of Information Technology-Bangalore	

SESSION 1B: Design for Testability and Verification

Chair: Chidhambaranathan R, Synopsys

Self-Checking Performance Verification Methodology for Complex SoCs	33
Prokash Ghosh ^{1,2} , Dwaraka Mai ¹ , Aditya Chopra ¹ , Baljinder Sood ¹ ,	
¹ NXP Semiconductors Inc, ² Indian Institute of Technology Bombay	
Polynomial Formal Verification of a Processor: A RISC-V Case Study	41
Lennart Weingarten, Alireza Mahzoon, Mehran Goli, Rolf Drechsler, University of Bremen	
Application of Machine Learning for Quality Risk Factor Analysis of Electronic Assemblies	48
Brendan Reidy ¹ , David Duggan ¹ , Bernard Glasauer ² , Peng Su ² , Ramtin Zand ¹ ,	
¹ University of South Carolina, ² Juniper Networks	
Quality-driven Design Methodology for PUFs in FPGAs for Secure IoT	54
Xiangyun Wang ¹ , Yicheng Song ¹ , Katyayani Prakash ¹ , Zeljko Zilic ¹ , Tomas Langsetmo ² ,	
¹ McGill University, ² KNOX Industries Inc.	

SESSION 1C: AI Applications in Computing System Design

Chair: Hossein Sayadi, California State University, Long Beach

HD2FPGA: Automated Framework for Accelerating Hyperdimensional Computing on FPGAs	62
Tianqi Zhang ¹ , Sahand Salamat ¹ , Behnam Khaleghi ¹ , Justin Morris ² , Baris Aksanli ³ , Tajana Rosing ¹ ,	
¹ University of California, San Diego, ² Cal State San Marcos, ³ San Diego State University	

XOR-CiM: An Efficient Computing-in-SOT-MRAM Design for Binary Neural Network Acceleration 71

Mehrdad Morsali¹, Ranyang Zhou¹, Sepehr Tabrizchi², Arman Roohi², Shaahin Angizi¹,
¹New jersey Institute of Technology, ²University of Nebraska-Lincoln

Security and Reliability Challenges in Machine Learning for EDA: Latest Advances 76

Zhiyao Xie, Tao Zhang, Yifeng Peng, Hong Kong University of Science and Technology

Image-based Zero-Day Malware Detection in IoMT Devices: A Hybrid AI-Enabled Method 82

Zhangying He and Hossein Sayadi, California State University, Long Beach

SESSION 2A: Advances in Circuit and Physical Design

Chair: Rui Zhang, Cadence; Co-Chair: Sheikh Ariful Islam, Univ of Texas Rio Grande Valley

Routability-aware Placement Guidance Generation for Mixed-size Designs 90

Chieh-Yu Cheng and Ting-Chi Wang, National Tsing Hua University

MC-MCF: A Multi-Capacity Model for Ordered Escape Routing 97

Zhenyi Gao, Sheqin Dong, Zhicong Tang, Wenjian Yu, Tsinghua University

DC-Model: A New Method for Assisting the Analog Circuit Optimization 104

Yuan Wang, Jian Xin, Haixu Liu, Qian Qin, Chenkai Chai, Yukai Lu, Jinglei Hao, Jianhao Xiao, Zuochang Ye, Yan Wang, Tsinghua University

Accounting for Floorplan Irregularity and Configuration Dependence in FPGA Routing**Delay Models 111**

Gabriel Barajas¹, Jonathan Greene², Fei Li¹, James Tandon³,

¹Microchip, ²Cambios Computing LLC, ³California State University East Bay

An Effective Cost-Skew Tradeoff Heuristic for VLSI Global Routing 117

Andrew Kahng¹, Shreyas Thumathy², Mingyu Woo¹, ¹UC San Diego, ²Canyon Crest Academy

SESSION 2B: Recent Advances in Secure Hardware Design

Chair: Soheil Salehi, University of Arizona

Automated Supervised Topic Modeling Framework for Hardware Weaknesses 125

Rakibul Hassan¹, Charan Bandi¹, Meng-Tien Tsai², Shahriar Golchin³, Sai Manoj Pudukotai Dinakarrao¹, Setareh Rafatirad², Soheil Salehi³,

¹George Mason University, ²University of California Davis, ³University of Arizona

Polymorphic Sensor to Detect Laser Logic State Imaging Attack 133

Sourav Roy¹, Shahin Tajik², Domenic Forte¹, ¹University of Florida, ²Worcester Polytechnic Institute

Low Overhead System-Level Obfuscation through Hardware Resource Sharing 141

Daniel Xing¹, Michael Zuzak², Ankur Srivastava¹, ¹University of Maryland, ²Rochester Institute of Technology

SPRED: Spatially Distributed Laser Fault Injection Resilient Design 149

Tasnuva Farheen¹, Shahin Tajik², Domenic Forte¹, ¹University of Florida, ²Worcester Polytechnic Institute

Enlarging Reliable Pairs via Inter-Distance Offset for a PUF Entropy-Boosting Algorithm 157

Md Omar Faruque and Wenjie Che, New Mexico State University

SESSION 2C: Efficiency and Reliability of Memory

Chair: Hongyu An, Michigan Technological University

eDRAM-OESP: A Novel Performance Efficient In-embedded-DRAM-compute Design for On-edge Signal Processing Application 165

Mayank Kabra, Prashanth H C, Kedar Deshpande, Madhav Rao,
International Institute of Information Technology-Bangalore

CMDS: Cross-layer Dataflow Optimization for DNN Accelerators Exploiting Multi-bank Memories .. 172

Man Shi¹, Steven Colleman¹, Charlotte VanDeMieroop¹, Antony Joseph², Maurice Meijer², Wim Dehaene¹, Marian Verhelst¹, ¹KU Leuven, ²NXP Semiconductor

HIE-DRAM: High-Performance Efficient In-DRAM Computing Architecture for SIMD 180

Mayank Kabra, Prashanth H C, Kedar Deshpande, Madhav Rao,
International Institute of Information Technology-Bangalore

AGRAS: Aging and Memory Request Rate Aware Scheduler for PCM Memories 187

Aswathy NS and Hemangee Kapoor, Indian Institute of Technology Guwahati

SESSION PW1

Chair: Hossein Sayadi, California State University, Long Beach

**Accurate Estimation of Circuit Delay Variance with Limited Monte Carlo Simulations
using Bayesian Inference 195**

Chithira P. R., National Institute of Technology Calicut

DSEAdd: FPGA-based Design Space Exploration for Approximate Adders with Variable Bit-precision 201

Archie Mishra and Nanditha Rao, International Institute of Information Technology Bangalore

**Emerging Interconnect Exploration for SRAM Application using Nonconventional H-Tree
and Center-Pin Access * 209**

Zhenlin Pei¹, Mahta Mayahinia², Hsiao-Hsuan Liu^{3,4}, Mehdi Tahoori², Shairef Salahuddin³,
Francky Catthoor^{3,4}, Zsolt Tokei³, Chenyun Pan¹, ¹University of Texas at Arlington,
²Karlsruhe Institute of Technology, ³IMEC, ⁴Katholieke Universiteit Leuven

A Low-overhead PUF-based Secure Scan Design 210

Wei Zhou¹, Aijiao Cui¹, Cassi Chen², Gang Qu³,

¹Harbin Institute of Technology, ²University of California Berkeley, ³University of Maryland

Deep Image Segmentation for Defect Detection in Photo-lithography Fabrication 216

Omari Paul¹, Sakib Abrar¹, Richard Mu¹, Riadul Islam², Manar Samad¹,

¹Tennessee State University, ²University of Maryland at Baltimore County

Performance Analysis of Cylindrical Through Silicon Via with Interfacial Crack 223

Vandana Kumari, Maya Chandrakar, Manoj Majumder,
International Institute of Information and Technology Naya Raipur

**A Flexible Cluster Tool Simulation Framework with Wafer Batch Dispatching
Time Recommendation 229**

Hsin-Ping Yen¹, Shiu-Hau Huang¹, Yan-Hsiu Liu², Kuang-Hsien Tseng², Ji-Fu Kung², Yi-Ting Li¹,
Yung-Chih Chen³, Chun-Yao Wang¹, ¹National Tsing Hua University, ²United Microelectronics Corp,
³National Taiwan University of Science and Technology

Hardware Performance Counter Enhanced Watchdog for Embedded Software Security 237

Karl Ott and Rabi N. Mahapatra, Texas A&M University

Power Savings in USB Hubs through a Proactive Scheduling Strategy 245

Bikrant Das Sharma¹, Abdul Ismail², Chris Meyers³, ¹Rice University, ²Intel Corp., ³Fresco Logic

DK Lock: Dual Key Logic Locking Against Oracle-Guided Attacks 252

Jordan Maynard and Amin Rezaei, California State University, Long Beach

SESSION PW2

Chair: Kang Jun Bai, AFRL

**Reproducing Fear Conditioning of Rats with Unmanned Ground Vehicles and
Neuromorphic Systems 259**

Noah Zins and Hongyu An, Michigan Technological University

High-Throughput Hardware Implementation for Haraka in SPHINCS+ 266

Yueqin Dai, Yifeng Song, Jing Tian, Zhongfeng Wang, Nanjing University

**Analysis of Machine Learning Techniques for Time Domain Waveform Prediction in Analog
and Mixed Signal Integrated Circuit Verification 272**

Dhanasekar V¹, Vinodhini Gunasekaran¹, Anusha Challa¹, Bama Srinivasan¹, J Dhurga Devi¹,
Selvi Ravindran¹, Ranjani Parthasarathi¹, P V Ramakrishna¹, Gopika Geetha Kumar²,
Venkateswaran Padmanabhan³, Guha Lakshmanan³, Lakshmanan Balasubramanian³, ¹Anna University,
²Carnegie Mellon University, ³Texas Instruments (India) Pvt. Ltd.

Focusing on the Key Suspicious Trojan Nets with a Collaborative Approach	281
Shih-Lung Pao, Chuan-Pin Huang, Yen-Chi Peng, Ing-Jer Huang, National Sun Yat-Sen University	
CMP-SiL: Confidential Multi Party Software-in-the-Loop Simulation Framework	289
Shalabh Jain, Pradeep Pappachan, Jorge Guajardo, Sven Trieflinger, Indrasen Raghupatruni, Thomas Huber, Robert Bosch GmbH	
A²OP: an A* Algorithm OPtimizer with the Heuristic Function for PCB Automatic Routing *	297
Quanbao Guo and Keni Qiu, Capital Normal University	
Decomposable Architecture and Fault Mitigation Methodology for Deep Learning Accelerators	298
Ning-Chi Huang, Min-Syue Yang, Ya-Chu Chang, Kai-Chiang Wu, National Chiao Tung University	
NetViz: A Tool for Netlist Security Visualization	306
James Geist ¹ , Travis Meade ¹ , Shaojie Zhang ¹ , Yier Jin ² , ¹ University of Central Florida, ² University of Florida	
A True Random Number Generator for Probabilistic Computing using Stochastic Magnetic Actuated Random Transducer Devices	314
Ankit Shukla ¹ , Laura Heller ¹ , Md Golam Morshed ² , Laura Rehm ³ , Avik Ghosh ² , Andrew Kent ³ , Shaloo Rakheja ¹ , ¹ University of Illinois at Urbana-Champaign, ² University of Virginia, ³ New York University	
Attributed Graph Transformation for Generating Synthetic Benchmarks for Hardware Security	324
Juneeth Kumar Meka and Ranga Vemuri, University of Cincinnati	

SESSION PW3

Chair: Vidya Chhabria, Arizona State University

Secure Control Loop Execution of Cyber-Physical Devices using Predictive State Space Checks	333
Kwondo Ma ¹ , Chandramouli Amarnath ¹ , Abhijit Chatterjee ¹ , Jacob Abraham ² , ¹ Georgia Institute of Technology, ² University of Texas at Austin	
Cryogenic In-memory Binary Multiplier using Quantum Anomalous Hall Effect Memories	341
Arun Govindankutty ¹ , Shamiul Alam ² , Sanjay Das ¹ , Ahmedullah Aziz ² , Sumithra George ¹ , ¹ North Dakota State University, ² University of Tennessee, Knoxville	
SQRTLIB: Library of Hardware Square Root Designs	348
Prashanth H C ¹ , Sriniketh S S ² , Shrikrishna Hebbar ² , Chinmaye R ² , Madhav Rao ¹ , ¹ International Institute of Information Technology-Bangalore, ² RV College of Engineering Bangalore	
Binary Synaptic Array for Inference and Training with Built-in RRAM Electroforming Circuit	353
Ashvinikumar Dongre and Gaurav Trivedi, Indian Institute of Technology Guwahati	
Neural Network Partitioning for Fast Distributed Inference	359
Robert Viramontes and Azadeh Davoodi, University of Wisconsin - Madison	
DAGGER: Exploiting Language Semantics for Program Security in Embedded Systems	366
Garett Cunningham, Harsha Chenji, David Juedes, Gordon Stewart, Avinash Karanth, Ohio University	
Exploiting Programmable Dipole Interaction in Straintronic Nanomagnet Chains for Ising Problems * ..	373
Nastaran Darabi ¹ , Maeesha Binte Hashem ¹ , Supriyo Bandyopadhyay ² , Amit Trivedi ¹ , ¹ University of Illinois at Chicago, ² Virginia Commonwealth University	
A Bit-Parallel Deterministic Stochastic Multiplier *	374
Sairam Sri Vatsavai and Ishan Thakkar, University of Kentucky	
ACPC: Covert Channel Attack on Last Level Cache using Dynamic Cache Partitioning	375
Jaspinder Kaur ¹ and Shirshendu Das ² , ¹ Indian Institute of Technology Ropar, ² Indian Institute of Technology Hyderabad	
Intrinsic Parameter Fluctuation and Process Variation Effect of Vertically Stacked Silicon Nanosheet Complementary Field-Effect Transistors	383
Sekhar Kola, Yiming Li, Min-Hui Chuang, National Yang Ming Chiao Tung University	
SpotOn: A Gradient-based Targeted Data Poisoning Attack on Deep Neural Networks	391
Yash Khare ¹ , Kumud Lakara ² , Sparsh Mittal ³ , Arvind Kaushik ⁴ , Rekha Singhal ⁵ , ¹ Amrita Vishwa Vidyapeetham, ² Manipal Institute of Technology, ³ IIT Roorkee, ⁴ NXP Semiconductors, ⁵ TCS Research	

SESSION 3A: ML based CAD for Optimization

Chair: Murthy Palla, Synopsys Inc.; Co-Chair: Rui Zhang, Cadence Inc.

PreAxC: Error Distribution Prediction for Approximate Computing Quality Control using Graph Neural Networks	399
Lakshmi Sathidevi ¹ , Abhinav Sharma ² , Nan Wu ³ , Xun Jiao ⁴ , Cong Hao ¹ , ¹ Georgia Institute of Technology, ² Indian Institute of Information Technology, Guwahati, ³ UC Santa Barbara, ⁴ Villanova University	
DeepAxe: A Framework for Exploration of Approximation and Reliability Trade-offs in DNN Accelerators	406
Mahdi Taheri ¹ , Mohamad Riazati ² , Mohammad Hasan Ahmadilivani ¹ , Maksim Jenihhin ¹ , Masoud Daneshtalab ^{1,2} , Jaan Raik ¹ , Mikael Sjödin ² , Björn Lisper ² , ¹ Tallinn University of Technology, ² Mälardalen University	
TOTAL: Topology Optimization of Operational Amplifier via Reinforcement Learning	414
Zihao Chen, Songlei Meng, Fan Yang, Li Shang, Xuan Zeng, Fudan University	
Design of Hardware Accelerators to Compute Parametric Capacitance Tables	422
Sandeep Koranne, Siemens EDA	
Dilated Involutional Pyramid Network (DInPNet): A Novel Model for Printed Circuit Board (PCB) Components Classification	430
Ananya Mantravadi ¹ , Dhruv Makwana ² , Sai Chandra Teja R ² , Sparsh Mittal ³ , Rekha Singhal ⁴ , ¹ IIT Raichur, ² Independent Researcher, ³ IIT Roorkee, ⁴ TCS Research	

SESSION 3B: AI Accelerator Hardware Design

Chair: Kang Jun Bai, AFRL; Co-Chair: Ji Li, Microsoft

An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks ...	437
Sairam Sri Vatsavai, Venkata Sai Praneeth Karempudi, Ishan Thakkar, University of Kentucky	
Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration	445
Sathwika Bavikadi ¹ , Purab Ranjan Sutradhar ² , Amlan Ganguly ² , Sai Manoj Pudukotai Dinakarrao ¹ , ¹ George Mason University, ² Rochester Institute of Technology	
HFGCN: High-speed and Fully-optimized GCN Accelerator	453
MinSeok Han, Jiwan Kim, Donggeon Kim, Hyunuk Jeong, Gilho Jung, Myeongwon Oh, Hyundong Lee, Yunjeong Go, HyunWoo Kim, Jongbeom Kim, Taigon Song, Kyungpook National University	
Knowledge Distillation between DNN and SNN for Intelligent Sensing Systems on Loihi Chip	460
Shiya Liu ¹ and Yang Yi ² , ¹ EMD Electronics, ² Virginia Tech	
Lightweight Instruction Set for Flexible Dilated Convolutions and Mixed-Precision Operands	468
Simon Friedrich ¹ , Shambhavi Balamuthu Sampath ² , Robert Wittig ¹ , Manoj Rohit Vemparala ² , Nael Fasfous ² , Emil Matus ¹ , Walter Stechele ³ , Gerhard Fettweis ¹ , ¹ TU Dresden, ² BMW AG, ³ TU Munich	

SESSION 3C: Intelligent Edge Computing

Chair: Hossein Sayadi, California State University, Long Beach

PriML: An Electro-Optical Accelerator for Private Machine Learning on Encrypted Data	476
Mengxin Zheng ¹ , Fan Chen ¹ , Lei Jiang ¹ , Qian Lou ² , ¹ Indiana University Bloomington, ² University of Central Florida	
ISSAC: A Self-organizing and Self-healing MAC Design for Intermittent Communication Systems ..	483
Ruben Dominguez ¹ , Wen Zhang ¹ , Hongzhi Xu ¹ , Pablo Rangel ¹ , Chen Pan ² , ¹ Texas A&M University - Corpus Christi, ² Jishou University	
A Deep Learning Approach for Ventricular Arrhythmias Classification using Microcontroller	491
Ya-sine Agrignan ¹ , Shanglin Zhou ¹ , Jun Bai ¹ , Sahidul Islam ² , Sheida Nabavi ¹ , Mimi Xie ² , Caiwen Ding ¹ , ¹ University of Connecticut, ² University of Texas at San Antonio	
Reinforcement Learning-Based Guidance of Autonomous Vehicles	496
Joseph Clemons and Yufang Jin, University of Texas at San Antonio	

SESSION 4A: Advances in Analysis, Simulation and Computing

Chair: Chidhambaranathan Rajamanikkam, Utah State Univ; Co-Chair: Anand Iyer, Synopsys

Fast Electromigration Simulation for Chip Power Grids	502
Bijan Shahriari and Farid Najm, University of Toronto	
On-Interposer Decoupling Capacitors Placement for Interposer-based 3DIC	510
Po-Yang Chen, Chang-Yun Liu, Hung-Ming Chen, Po-Tsang Huang, National Yang Ming Chiao Tung University	
Analysis of Pattern-dependent Rapid Thermal Annealing Effects on SRAM Design	516
Vidya Chhabria ¹ and Sachin S. Sapatnekar ² , ¹ Arizona State University, ² University of Minnesota	
Reverse Engineering Word-Level Models from Look-Up Table Netlists	523
Ram Venkat Narayanan, Aparajithan Nathamuni-Venkatesan, Kishore Pula, Sundarakumar Muthukumaran, Ranga Vemuri, University of Cincinnati	
Novel Implementation of High-Performance Polynomial Multiplication for Unified KEM Saber based on TMVP Design Strategy	531
Pengzhou He and Jiafeng Xie, Villanova University	

SESSION 4B: Hardware Security: Attacks and Defenses

Chair: Soheil Salehi, University of Arizona

Unraveling Latch Locking using Machine Learning, Boolean Analysis, and ILP	539
Dake Chen ¹ , Xuan Zhou ¹ , Yinghua Hu ¹ , Yuke Zhang ¹ , Kaixin Yang ¹ , Andrew Rittenbach ² , Pierluigi Nuzzo ¹ , Peter Beerel ¹ , ¹ University of Southern California, ² USC Information Sciences Institute	
Resynthesis-based Attacks Against Logic Locking	547
Felipe Almeida ¹ , Levent Aksoy ¹ , Quang-Linh Nguyen ² , Sophie Dupuis ² , Marie-Lise Flottes ² , Samuel Pagliarini ¹ , ¹ Tallinn University of Technology, ² University of Montpellier	
VAST: Validation of VP-based Heterogeneous Systems against Availability Security Properties using Static Information Flow Tracking	555
Ece Demirhan Coskun ¹ , Muhammad Hassan ^{1,2} , Mehran Goli ² , Rolf Drechsler ² , 1DFKI GmbH, 2University of Bremen	
MAAS: Hiding Trojans in Approximate Circuits	563
Qazi Arbab Ahmed ^{1,2} , Muhammad Awais ^{1,3} , Marco Platzner ¹ , ¹ Paderborn University, ² University of Azad Jammu and Kashmir, ³ Quaid-e-awam University of Engineering, Science & Technology	
Efficient Decryption Architecture for Classic McEliece	569
Xinyuan Qiao, Suwen Song, Jing Tian, Zhongfeng Wang, Nanjing University	

SESSION 4C: Design for Heterogeneous Integration

Chair: Gina Adam, George Washington University

Testbench on a Chip: A Yield Test Vehicle for Resistive Memory Devices	576
Luke R. Upton ¹ , Guenole Lallement ¹ , Michael D. Scott ¹ , Joyce Taylor ² , Robert M. Radway ¹ , Dennis Rich ¹ , Mark Nelson ³ , Subhasish Mitra ¹ , Boris Murmann ¹ , ¹ Stanford University, ² Intrinsix Corporation, ³ SkyWater Technology	
Integrating Emerging Devices with CMOS for Analog In-memory Computing **	
Qiangfei Xia, University of Massachusetts Amherst	
Integrating Emerging Memories for Analog DNN Accelerators **	
An Chen, IBM Corp.	
An Infrastructure for Large-scale Reconfigurable Neuronal Network Emulations **	
Gopabandhu Hota and Gert Cauwenberghs, UC San Diego	

SESSION 5A: Low-Power Circuit Design

Chair: Amit Trivedi, Univ of Illinois Chicago; Co-Chair: Hongyu An, Michigan Technological Univ

A Novel Pseudo-Flash Based Digital Low Dropout (LDO) Voltage Regulator	583
Cheng-Yen Lee ¹ , Sunil Khatri ¹ , Sarma Vrudhula ² , ¹ Texas A&M University, ² Arizona State University	

** - Presentation-only

24th Int'l Symposium on Quality Electronic Design

A Low Power SRAM with Fully Dynamic Leakage Suppression for IoT Nodes	590
Jun Yin and Mircea Stan, University of Virginia	
Error Diluted Approximate Multipliers using Positive and Negative Compressors	598
Bindu G Gowda, Prashanth H C, Madhav Rao, International Institute of Information Technology Bangalore	
Scalable Low-Cost Sorting Network with Weighted Bit-Streams	605
Brady Prince ¹ , Hassan Najafi ² , Bingzhe Li ¹ , ¹ Oklahoma State University, ² University of Louisiana	

SESSION 5B: Advanced Secure Circuits and Hardware Trojan Detection

Chair: Setareh Rafatirad, University of California Davis

Novel, Configurable Approximate Floating-point Multipliers for Error-Resilient Applications	611
Vishesh Mishra ¹ , Sparsh Mittal ² , Rekha Singhal ³ , Manoj Nambiar ³ , ¹ IIT Kanpur, ² IIT Roorkee, ³ TCS Research	
Design Space Exploration of Modular Multipliers for ASIC FHE Accelerators	618
Deepraj Soni, Mohammed Nabeel, Homer Gamil, Oleg Mazonka, Brandon Reagan, Ramesh Karri, Michail Maniatakos, New York University	
H-Saber: An FPGA-Optimized Version for Designing Fast and Efficient Post-Quantum Cryptography Hardware Accelerators	626
Andrea Guerrieri ^{1,2} , Gabriel Da Silva Marques ¹ , Francesco Regazzoni ^{3,4} , Andres Upegui ¹ , ¹ University of Applied Sciences & Arts Western Switzerland, ² Ecole Polytechnique Federale de Lausanne, ³ University of Amsterdam, ⁴ Universita della Svizzera Italiana	
A Novel Method Against Hardware Trojans in Approximate Circuits	632
Yuqin Dou ¹ , Chongyan Gu ² , Chenghua Wang ¹ , Weiqiang Liu ¹ , ¹ Nanjing University of Aeronautics and Astronautics, ² Queen's University Belfast	
Using Path Features for Hardware Trojan Detection Based on Machine Learning Techniques	638
Chia-Heng Yen, Jung-Che Tsai, Kai-Chiang Wu, National Yang Ming Chiao Tung University	

SESSION 5C: Efficient Algorithm, Hardware, and Computing Paradigm for Machine Learning

Chair: Kang Jun Bai, AFRL

Locality-sensing Fast Neural Network (LFNN): An Efficient Neural Network Acceleration Framework via Locality Sensing for Real-time Videos Queries	646
Xiaotian Ma, Jiaqi Tang, Yu Bai, California State University, Fullerton	
Image Quantization Tradeoffs in a YOLO-based FPGA Accelerator Framework	654
Richard Yarnell, Mousam Hossain, Ronald DeMara, University of Central Florida	
Automatic Subnetwork Search through Dynamic Differentiable Neuron Pruning	661
Zigeng Wang ¹ , Bingbing Li ¹ , Xia Xiao ¹ , Tianyun Zhang ² , Mikhail Bragin ¹ , Bing Yan ³ , Caiwen Ding ¹ , Sanguthevar Rajasekaran ¹ , ¹ University of Connecticut, ² Cleveland State University, ³ Rochester Institute of Technology	
A Novel Stochastic LSTM Model Inspired by Quantum Machine Learning	667
Joseph Lindsay and Ramtin Zand, University of South Carolina	

SESSION 6A: Design of Emerging Circuits and Systems

Chair: Rasit Topaloglu, IBM; Co-Chair: Ujwal Radhkrishna, Texas Instruments Inc.

An Area Efficient Superconducting Unary CNN Accelerator	675
Patricia Gonzalez-Guerrero, Kylie Huch, Nirmalendu Patra, Thom Popovici, George Michelogiannakis, Lawrence Berkeley National Laboratory	
A Novel Scalable Array Design for III-V Compound Semiconductor-based Non-volatile Memory (UltraRAM) with Separate Read-Write Paths	683
Shamiul Alam ¹ , Kazi Asifuzzaman ² , Ahmedullah Aziz ¹ , ¹ University of Tennessee Knoxville, ² Oak Ridge National Laboratory	

ZOCHEN: Compression using Zero Chain Elimination and Encoding to Improve Endurance of Non-volatile Memories	690
Nishant Bharti, Arijit Nath, Swati Upadhyay, Hemangee Kapoor, Indian Institute of Technology Guwahati	
A Polymorphic Electro-Optic Logic Gate for High-Speed Reconfigurable Computing Circuits	698
Venkata Sai Praneeth Karempudi, Sairam Sri Vatsavai, Ishan Thakkar, Todd Hastings, University of Kentucky	

SESSION 6B: Novel AI Computing

Chair: Hongyu An, Michigan Tech; Co-Chair: Haowen Fang, Synopsys

Spiking Domain Feature Extraction with Temporal Dynamic Learning	706
Honghao Zheng and Yang Yi, Virginia Tech	
Moving Towards Game-Changing Technology: Fabrication and Application of HfO₂ RRAM for In-Memory Computing	711
Kang Jun Bai ¹ , Daniel Titcombe ² , Jack Lombardi ¹ , Clare Thiem ¹ , Nathaniel Cady ² ,	
¹ Air Force Research Laboratory, ² SUNY Polytechnic Institute	
Cache Register Sharing Structure for Channel-level Near-memory Processing in NAND Flash Memory	718
HyunWoo Kim, Hyundong Lee, Jongbeom Kim, Yunjeong Go, Seungwon Baek, Jaehong Song, Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim, Taigon Song, Kyungpook National University	
Online Training from Streaming Data with Concept Drift on FPGAs	724
Esther Roorda and Steve Wilton, University of British Columbia	

SESSION 6C: Security for Resource-Limited Devices

Chair: Ava Hedayatipour, California State University, Long Beach

Attacks on Continuous Chaos Communication and Remedies for Resource Limited Devices	732
Rahul Vishwakarma, Ravi Monani, Amin Rezaei, Hossein Sayadi, Mehrdad Aliasgari, Ava Hedayatipour, California State University Long Beach	
Split-Slope Chaotic Map Providing High Entropy Across Wide Range	740
Partha Sarathi Paul, Maisha Sadia, Anurag Dhungel, Parker Hardy, Md Sakib Hasan, University of Mississippi	
RECO-LFSR: Reconfigurable Low-power Cryptographic Processor based on LFSR for Trusted IoT Platforms	746
Mohamed El-Hadedy ^{1,3,4} , Russell Hua ¹ , Kazutomo Yoshii ² , Wen-Mei Hwu ³ , Martin Margala ⁴ ,	
¹ California State Polytechnic University, Pomona, ² Argonne National Lab, ³ University of Illinois at Urbana-Champaign, ⁴ University of Louisiana at Lafayette	
Automating Hardware Trojan Detection using Unsupervised Learning: A Case Study of FPGA	753
Shailesh Rajput ¹ , Jaya Dofe ¹ , Wafi Danesh ² ,	
¹ California State University Fullerton, ² University of Missouri, Kansas City	